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Inspired by the unique advantages of phased arrays in communication and radar systems, i.e. 
their capability to increase the channel capacity, signal-to-noise ratio, directivity, and radar 
resolution, this dissertation presents novel architectures for low-complexity scalable phased arrays 
to facilitate their widespread use in commercial applications. In phased arrays, phase shifters are 
one of the key components responsible for adjusting the signal phase across the array elements. In 
general, phase shifters and their control circuitry play a significant role in determining the 
complexity and size of conventional phased arrays. To reduce phased arrays’ complexity and size 
without degrading their performance, two new circuit architectures for scalable phased arrays with 
a significantly reduced number of phase shifters and control signals are presented. These 
architectures can be utilized for designing phased arrays in receive as well as transmit mode. The 
phased arrays designed based on the proposed architectures are intended for applications such as 
5G communications and automotive radars for advanced driver assistance systems (ADAS) and 
autonomous vehicles.  
In the first phased array architecture with a reduced number of phase shifters, a vector 
summation approach is used to integrate the phase shifting function into a new RF feed network 
to allow the control of signal phase and magnitude distribution along an 𝑁-element subarray using 
a single phase shifter and 𝑁 variable gain amplifiers. The technique allows for a number of 
subarrays to be connected to form a larger array to provide a narrow beamwidth. A particle swarm 
optimization algorithm is also used to maximize the scan range of the 𝑁-element subarray 
 xx 
employing a single phase shifter. As a proof of concept, an eight-element transmit phased array 
operating at Ku band, consisting of two four-element subarrays, is designed and fabricated. The 
phased array provides 37° of scan range, and is a promising candidate for applications that require 
a limited scan range such as long-range automotive radars. 
In the second phased array architecture also, the phase-shifting function is integrated into the 
array’s feed network through vector summation. A new wide-scan, integrated, scalable phased 
array with a small size, reduced number of phase shifters, and a simplified control mechanism is 
designed and fabricated at K-band in 130-nm CMOS process. In the designed wide-scan (±90°) 
phased array, the total number of phase shifters and analog control signals are reduced by a factor 
of two compared to the conventional phased arrays. This phased array is a promising candidate for 
short-range automotive radars that require a wide scan range. The control complexity, chip size, 
and power consumption of this phased array can be further reduced if it is intended to operate as a 
limited-scan phased array.  
Furthermore, two new circuit topologies for integrated low-power vector modulator phase 
shifters with small size and simple control are also presented. The first phase shifter is based on a 
new analog vector modulator circuit where the phases of the orthogonal vectors 𝐼 and 𝑄 are varied 
in conjunction with their amplitude ratio, all by adjusting a single variable, hence enabling control 
of the vector sum phase while limiting its magnitude variation. All the tasks of vector generation, 
vectors’ amplitude and phase variation, and vector summation are performed in a single stage to 
save power and area. The second phase shifter is a frequency-tunable 360° analog CMOS vector 
modulator circuit with an adjustable output amplitude operating at K and Ka bands. Due to its 
adjustable output amplitude, the phase shifter can allow accurate control of beamwidth and 
sidelobe levels. In the circuit topology of this phase shifter, all the tasks of a vector modulator 
 xxi 
(vector generation, gain control, and vector summation) are performed in a single stage occupying 
a very small area among the phase shifters with comparable performance. The phase shifters 
designed within this work provide a continuous phase tuning, are compact in size, and have simple 




Chapter 1: Introduction 
 
A phased array is an ensemble of antennas capable of beam forming and steering by adjusting 
the relative phase and amplitude of the signals received or transmitted by each antenna element. 
Due to the spatial selectivity offered by phased arrays, they reduce co-channel interference, 
multipath fading, and the required transmit power in telecommunication systems. Phased arrays 
also increase channel capacity and data rate without requiring extra bandwidth and enhance cross-
range resolution and signal-to-noise ratio in radar systems [1]. These unique features have made 
phased arrays very attractive for a broad range of applications in communication and radar systems 
since the advent of this technology.  
Phased array antennas have traditionally been used in aeronautics, defense, and satellite 
communication systems for several decades. Recent ongoing advancements in communication 
systems and radar-based sensors have built up an increasing interest in utilizing phased arrays for 
low-cost commercial communication and radar systems in diverse areas such as advanced driver 
assistant systems (ADAS) and 5G communications.  
Despite the wide range of phased array applications, their complexity, size, and cost have 
remained as challenges for the widespread use of phased arrays in low-cost commercial 
applications. Therefore, many works have focused on reducing phased arrays’ complexity and 
size. This chapter presents the history, operation principles, and advantages of phased array in 
transmitters and receivers, along with their current and emerging applications. The conventional 
designs of phased arrays and the main sources of their complexity and size are also presented in 
this chapter. Moreover, various approaches proposed to reduce phased arrays’ complexity are 
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discussed. Finally, an overview of thesis presenting two new architectures and design techniques 
for low-complexity scalable phased arrays along with two new circuit topologies for low-power 
vector modulator phase shifters with small size and simple control is provided at the end of the 
chapter. 
[2] [3] [4] [5] [6] [7] [8] [9] [10] [11] [12] [13] [14] [15] [16] [17] [18] [19] [20] [21] 
1.1 History of Phased Array Antennas 
Increasing antenna directivity for long-range communications has been the subject of a 
plethora of research since 1906 when Marconi published a paper on directive antennas [2]. The 
first demonstration of an enhanced radio wave transmission in one direction which can be viewed 
as the outset of phased array technology was provided by Nobel laureate Karl Ferdinand [3]. 
Several solutions for high gain directive antennas with fixed beams have been developed by mid 
1930s. Afterward, many researchers focused on design of antennas with steerable narrow beams 
(which allow for receiving signals as their direction of arrival changes) for radar applications. The 
first steerable antenna was developed by Friis and Feldman in 1937 for shortwave reception. In 
this steerable antenna array, shown in Fig. 1.1, mechanical phase shifters were employed to 
 
Fig. 1.1. Steerable antenna array for shortwave reception developed by Friis and Feldman 
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provide the required phase progression across the array elements. To address the military demands 
during World War II, Nobel laureate Luis Alvarez presented the first electronically steered array 
at MIT Radiation Lab [4]. He used phased arrays in a fast beam steering radar system for 
facilitating the landing of aircrafts. At this time, due to the advantages of beamforming and beam 
steering of phased arrays including rapid beam scanning and robustness toward jammers and 
clutter, they were developed mainly for radar applications. After the war, phased array technology 
was developed on both sides of the Iron Curtain with a focus on the electronic phase shifters as the 
key element of electronically steerable arrays. This led to improving arrays’ performance and size 
[5] ‒ [11]. Phased arrays’ applications were later extended beyond military radars [12] ‒ [14], and 
arrays were adopted for other applications such as radio astronomy (by Nobel Prize winners 
Antony Hewish and Martin Ryle [15]) where the signals from several antennas are combined to 
emulate a large-aperture antenna. The first integrated silicon-based phased array receiver, 
operating at 24 GHz, was demonstrated by Caltech researchers in 2004 [16]. Caltech researchers 
also demonstrated a CMOS 24-GHz phased array transmitter in 2005 [17] and a fully integrated 
77-GHz phased array transceiver with integrated antennas in 2006 [18], [19].  
The miniaturization of phased arrays has led to several sensing applications such as automotive 
radars for ADAS (resulting in road safety improvement) [20], [21], civil aircraft navigation, and 
ultrasound imaging systems (where phased arrays operate on sound waves rather than 
electromagnetic (EM) waves). Recently, phased arrays have been utilized for a broad range of 
commercial applications and are desired for a number of emerging applications some of which are 
described in this chapter. 
 
 4 
1.2 Current and Emerging Applications of Phased Array Antennas  
Phased arrays have been widely utilized in military radar applications for many decades.  
Fig. 1.2 shows some phased array applications in military radars. Recently, phased arrays have 
been utilized in radars for ADAS and autonomous vehicles. Automotive radar-based technologies 
can assist drivers in different ways such as providing sideway and forward collision warning, as 
shown in Fig. 1.3. They can also be combined with advanced systems like automatic emergency 
braking for collision avoidance. 
Phased array antennas have also become a part of 5G communication systems. In 5G 
communications, it is desired to provide a high data rate, which calls for a large bandwidth (BW). 





Fig. 1.2. Phased array applications in (a) warplane and (b) battleship. 
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and it is feasible to provide a large bandwidth. However, due to the large free space path loss at 
high frequencies, signals will be severely attenuated while propagating. As a result, a large transmit 
power is required at high frequencies. Phased arrays with focused beam are utilized in 5G mobile 
terminals to relax the requirement of the transmit power. Phased arrays also increase the channel 
capacity and reduce multipath fading and co-channel interference in 5G communication systems. 
Fig. 1.4 shows phased array application in a 5G communication network.  
 
Fig. 1.3. Automotive radars in advanced driver assistance systems. 
 
Fig. 1.4. Phased array application in a 5G communication network. 
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Phased arrays are also highly attractive for radiative RF wireless power transfer (WPT) systems 
to enhance the power transfer range and efficiency in WPT applications including wireless sensor 
networks (for inter-vehicle and vehicle-to-infrastructure communication, etc.), micro-aerial- 











Fig. 1.5. Emerging phased array applications in wireless power transfer systems for charging (a) mobile portable 
devices and (b) mobile base stations and micro-aerial-vehicles. 
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1.3 Operation Principle of Phased Array Antennas 
In the following, equations of a receive phased array are derived. The equations for a transmit 
phased array are the same as a receive phased array due to the reciprocity. The operation principle 
of a receive phased array is illustrated in Fig. 1.6. In an 𝑁-element linear array with identical 
antenna elements that are equally spaced by a distance of 𝑑, a plane-wave incident upon the array 
at an angle of 𝜃 (with respect to a direction normal to the array) arrives at the 𝑛th element after 
experiencing an excess delay 𝜏𝑛 given by Eq. 1.1 
𝜏𝑛 = 𝑛
𝑑𝑠𝑖𝑛(𝜃)
𝑐0⏟    
𝜏
,                                                            (1.1) 
where 𝑐0 is the speed of EM waves in free space. The plane wave experiences a linear delay 
progression as it arrives at the successive antenna elements across the array. In other words, the 
time delay 𝜏𝑛 is 𝑛 times more than the time delay that the signal experiences in arriving at adjacent 
antennas, denoted by 𝜏 in Eq. 1.1. This delay progression can be reversed by adjusting the delays 
provided by the variable delay blocks in the phased array circuit. Assuming that the incident signal 
is a sinusoid with a frequency of 𝜔 and amplitude of 𝐴 and assuming a linear phase progression 
by increments of 𝜑 for the variable delay circuits along the array, the output signal of the variable 
delay block in 𝑛th channel can be written as Eq. 1.2 
𝑆𝑖 = 𝐴𝑒
−𝑗𝜔𝜏𝑛𝑒𝑗𝜑𝑛 = 𝐴𝑒−𝑗𝜔𝑛𝜏𝑒𝑗𝑛𝜑 .                                          (1.2) 
Subsequently, the array factor, which is equal to the summation of the signals at all channels 
normalized to the signal at one channel, can be written as Eq. 1.3 




𝑆𝑖𝑛2 (𝑁 2⁄ (
2𝜋𝑑
𝜆⁄ sin(𝜃) − 𝜑))
𝑆𝑖𝑛2 ((2𝜋𝑑 2𝜆⁄ sin(𝜃) − 𝜑))
,                                 (1.3) 
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where 𝜆 is the signal wavelength in free space. Based on Eq. 1.3, the peak of the array factor occurs 
at an incident angle given by Eq. 1.4 
𝜃 = sin−1 (
𝜆
2𝜋𝑑
𝜑).                                                       (1.4) 
 
At this angle, the time delays of the variable delay blocks compensate the linear delay progression 
experienced by the incident wave. As a result, the signals (at all channels) combined at the output 
of the receive array are coherent, and the array factor 𝐹 obtains its maximum value. The incident 
angle 𝜃, indicating the direction of the array factor’s main lobe, is called scan angle. The array 
factor is equal to 𝑁2 for 𝜃 and lower than 𝑁2 for other incident angles, demonstrating spatial 
selectivity of phased arrays. The difference between the value of 𝐹 at 𝜃 and other incident angles 
(selectivity) is a function of 𝑁, as shown in Fig. 1.7 that presents array factor at the scan angle of 
0° (boresight) for four, eight, and sixteen element phased arrays. Phased arrays’ selectivity and the 
maximum value of 𝐹, corresponding to the scan angle of 𝜃, increase as the number of elements 



















Fig. 1.6. Block diagram of an 𝑁-element linear phased array receiver. 
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In addition to spatial filtering (suppressing the signals coming from directions other than scan 
angle) and beamforming, phased arrays offer beam steering which is the capability of changing 
the direction of the main lobe. This can be achieved by electronically adjusting the variable delays 
in the channels. Fig. 1.8 shows the normalized array factor of an eight-element uniformly-excited 
phased array at different scan angles. 
 
Fig. 1.8. Normalized array factor of an eight-element uniformly excited linear phased array at different scan angles. 
 
Fig. 1.7. Array factor at the scan angle of 0° for uniformly-excited linear phased arrays with different number of 
elements. 
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Various array factors can be obtained by different configurations and excitations of the 
antennas in an 𝑁-element phased array.  
The normalized array factor of an eight-element uniformly excited phased array with different 
inter-element spacings is shown in Fig. 1.9. According to the Fig. 1.9, increasing the inter-element 
spacing results in decreasing the beamwidth of the array. However, for inter-element spacings 
larger than 𝜆/2, it will cause grating lobes to appear in the visible region.  
One can also use non-uniform excitation (tapered excitation) for shaping the array factor (such 
as adjusting sidelobe levels or adjusting null positions at specific directions). The array factor of 
an eight-element linear phased array with several well-known tapered excitations are shown in 
Fig. 1.10. Dolph-Chebyshev excitation provides the same-level lobes (the level is adjustable) while 
binomial tapering eliminates all the lobes at the cost of the largest beamwidth compared to the 
uniform and Dolph-Chebyshev excitations. In practice, binomial tapering cannot be used for large-
scale arrays since it requires a huge amplitude difference for the excitation signals across the array 
[23]. 
 
Fig. 1.9. Normalized array factor for an eight-element uniformly excited linear phased array with different antenna 
spacing. 
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In general, phased arrays provide beam forming and steering by adjusting the relative phase 
and amplitude of the excitation signals across the array elements. 
The overall radiation pattern of an array of identical antennas is determined by the product of 
the array factor by the radiation pattern of each individual antenna. 
1.4 Advantages of Phased Array Antennas 
1.4.1 Reducing co-channel interference and multipath fading 
Due to the beamforming offered by phased arrays, they can reduce co-channel interference and 
multipath fading in communication systems.  
Co-channel radio interference is crosstalk between two radio transmitters using the same 
frequency. Co-channel interference is mitigated in phased array systems due to the high directivity 
of phased array transmitters and spatial filtering of phased array receivers.  
In communication systems, a transmit signal travels through a number of different paths to 
reach the receiver. Therefore, the signals arrive at the receiver (emanated from the transmitter) 
come from a variety of paths (with different delays) and have different phases. These out-of-phase 
 
Fig. 1.10. Normalized array factor for an eight-element linear phased array with different tapered excitations. 
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signals are combined destructively thereby attenuating or canceling each other. This phenomenon 
is called multipath fading. Phased array systems can significantly reduce multipath fading due to 
their high directivity and spatial filtering. 
1.4.2 Sensitivity enhancement in phased array receivers 
Sensitivity in a receiver is defined as the minimum power of the input signal (𝑆𝑚𝑖𝑛) which is 
required to produce a specified output signal with a specific signal-to-noise (SNR) ratio. 
Sensitivity is given by Eq. 1.5  
𝑆𝑚𝑖𝑛 = 𝑆𝑁𝑅𝑚𝑖𝑛 × 𝑘𝑇0𝐵 × NF,                                                     (1.5) 
where 𝑆𝑁𝑅𝑚𝑖𝑛 is the minimum signal-to-noise ratio required at the output of the receiver to detect 
and process the transmitted signal, 𝑘 is the Boltzmann's constant (= 1.38 ×10-23 J/K), 𝑇0 (K) is 
the absolute temperature of the receiver input, 𝐵 (Hz) is the receiver bandwidth, and NF is the 
noise factor of the receiver. In a phased array antenna that receives a signal coming from the scan 
angle direction, the signals at the outputs of the channels are added coherently. Assuming that the 
signals are combined in current domain, the signal power at the output of an 𝑁-element array is 
𝑁2 times larger than the signal power received by the individual antennas. On the other hand, the 
noise of the receiver channels will be added incoherently, thereby increasing the total noise power 
by a factor of 𝑁. Due to the coherent combination of the signals and incoherent combination of 
the noise in different channels (shown in Fig. 1.11), the noise factor and SNR of the entire system 
will be improved by a factor of 𝑁. Subsequently, the sensitivity of an 𝑁-element array will be 𝑁 
times larger than the sensitivity of a single channel. Noise factor and sensitivity of a phased array 













 (dB) = Sensitivity
channel
 (dB) + 10log10
N .                             (1.7) 
 
Due to their capability of improving SNR and sensitivity as well as reducing multipath fading 
and co-channel interference, phased arrays are highly attractive for current and emerging 
communication systems. Phased arrays can also improve SNR and cross-range resolution of radar 
systems, making them highly attractive for radar applications as well.  
 
1.4.3 Increasing gain and EIRP in phased array transmitters 
Phased array antennas can focus the transmitting signal toward a specific direction, thereby 
boosting the power level transmitted at that direction. As a result, phased arrays provide higher 
directivity and larger gain. Consequently, for a specific power level at the receiver, the required 
transmit power in communication systems using phased arrays will be reduced. From another point 
of view, phased arrays allow for longer communication distance given a specific power level at 



















Fig. 1.11. Enhancement of NF and SNR in an 𝑁-element receive phased array. 
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Effective (or equivalent) isotropic radiated power (EIRP) in a particular direction is a metric 
of the total power that would have to be radiated by a hypothetical isotropic antenna to generate 
the same signal power as the real source in the same direction. An 𝑁-element phased array 
increases effective EIRP in the direction of the main beam by a factor of 𝑁2. Fig. 1.12 shows EIRP 
improvement in an eight-element phased array with 10 dBm output power at each radiating 
element. 
 
1.5 Phased Array Architectures 
In a phased array system, phase shifting can occur at each of the RF, LO, IF, or baseband 
stages. Phased array architectures have been conventionally categorized into four types: RF-phase 
shifting, LO-phase shifting, IF-phase shifting, and Digital phased arrays based on the stage at 
which phase shifting occurs. In this section, the aforementioned phased array architectures are 
discussed and compared with each other in receive mode. The architectures of phased array 















Fig. 1.12. EIRP enhancement in an eight-element phased array transmitter. 
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General architectures of RF-phase shifting, LO-phase shifting, IF-phase shifting and digital 
phased array receivers are shown in Fig. 1.13, Fig. 1.14, Fig. 1.15, and, Fig. 1.16 respectively. 
In an RF-phase shifting phased array receiver, the signals received by the antenna elements are 
phase shifted and combined in the RF domain. Subsequently, the signal is down converted to 
baseband using a heterodyne or homodyne mixing architecture. In a LO-phase shifting phased 
array receiver, the RF signals are mixed with the LO signals that have a specific relative phase 
across the array. The down converted signals are then combined in the IF domain. In an IF-phase 



















Fig. 1.14. Architecture of a LO-phase shifting phased array receiver. 
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IF, and the IF signals are then phase shifted and combined. In a digital phased array receiver, the 
down converted signal at each channel is digitized using an analog to digital converter. The digital 
signals are then processed using a digital signal processing unit (DSP) for beamforming purposes.   
Each of the described phased array architectures has several advantages and disadvantages 
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Fig. 1.16. Architecture of a digital phased array receiver. 
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phase shifted and combined in the RF stage, only one mixer is required to down convert the RF 
signal, and there is no need to distribute LO signals. Consequently, RF-phase shifting phased 
arrays are usually the most compact architecture compared to the other types. Furthermore, since 
the phase shifted signals are combined in the RF stage, thereby providing spatial filtering in the 
RF domain, a larger portion of the receiver chain is immune to the interferences coming from 
undesired directions. As a result, the linearity and dynamic range requirement of the down 
conversion mixer and its proceeding blocks is not as stringent as the requirements in the other 
types of phased array architectures.   
The main challenge of RF-phase shifting architectures is that the phase shifters are required to 
operate with high performance at RF/mm-wave frequencies. However, conventional passive phase 
shifters operating at RF/mm-wave frequencies are too lossy, degrading NF in a receiver and 
efficiency in a transmitter. Active RF/mm-wave phase shifters also suffer from a limited dynamic 
range.  
Another important challenge of this architecture is that the employed phase shifters should 
exhibit a nearly constant loss/gain over the entire phase tuning range. The reason is that the 
loss/gain of these phase shifters directly impacts the gain of the chain and any variation in phase 
shifters’ loss/gain over the phase tuning range varies the gain of the chain versus scan angle. 
Maintaining the loss/gain of the RF/mm-wave phase shifters over the entire phase tuning range is 
challenging. 
On the other hand, the phase shifters in the LO-phase shifting phased arrays are not placed in 
the signal path and, consequently, their specifications such as loss, noise contribution, linearity, 
and output amplitude variation over the phase tuning range minimally impact the overall system 
performance. This is considered as one of the advantages of LO-phase shifting architectures. 
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However, this architecture requires a larger number of mixers compared to RF-phase shifting 
phased arrays. Therefore, their overall complexity, size, and power consumption will be potentially 
higher than the RF-phase shifting phased arrays. 
In the IF-phase shifting phased arrays also, phase shifters are placed in the signal path and their 
performance directly impacts the overall performance of the array. However, since phase shifting 
is performed at much lower frequencies than RF, phase shifters can be designed with much better 
performance in terms of loss, NF, linearity, and consistency of the output amplitude over the phase 
tuning range. As a drawback of this architecture, similar to LO-phase shifting phased arrays, a 
larger number of mixers is required in the system, which can add to the overall size, system 
complexity and power consumption. 
Digital phased arrays are featured by their flexible functionality. They can create multiple 
beams and offer multiple input, multiple outputs (MIMO). They can also adaptively update their 
pattern and process data using various complex signal-processing algorithms. However, like the 
LO and IF-phase shifting phased arrays, each channel requires all the blocks of an RF chain front-
end, resulting in an overall complexity, large size, and high power consumption. It should also be 
noted that, in this architecture, the interference is not cancelled out until after signal processing. 
Therefore, the entire receiver blocks have strict linearity requirements. 
 
1.6 Phased Arrays’ Challenges 
Despite numerous applications of phased arrays, there are still some challenges regarding their 
complexity, size, and cost that need to be addressed.  
Among the described phased array configurations with different advantages and challenges, 
there is one common feature which is utilizing one phase shifter per each antenna element. Phase 
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shifters and their associated control circuitry are responsible for a large portion of complexity and 
size of conventional phased arrays.  
Ongoing attempts have been made to develop new architectures for reducing phased arrays’ 
complexity and size, some of which are discussed in the following section. 
[24] [25] [26] [27] [28] [29] [30] 
1.7 Review of the State-of-the-Art Phased Arrays with Reduced Complexity 
In conventional phased arrays, to adjust the signal phase across the array elements, one tunable 
phase shifter is used at each array element. Phase shifters and their control circuitry play a 
significant role in determining the complexity and size of conventional phased arrays. 
A number of publications on phased array design have discussed architectures that can reduce 
the complexity of phased arrays either by reducing the number of phase shifters [24] ‒ [28] or 
integrating the phase shifting function into the array feed network [29], [30]. A commonly used 
approach to reduce the number of phase shifters is based on grouping the radiating elements into 
a number of uniform subarrays, where each subarray is fed by a single phase shifter [24]. The array 
factor for such a phased array is equal to the product of two independent array factors, one related 
to a subarray (primary array) and the other corresponding to the group of subarrays (secondary 
array). The spacing between the adjacent elements (inter-element spacing) of the secondary array 
is proportional to the number of elements and inter-element spacing of the primary array. In such 
architectures, as the size of subarrays is increased, the grating lobes can appear in the visible region 
since the inter-element spacing of the secondary array increases. An alternative approach to 
remedy this problem is to use overlapping subarrays [25] ‒ [27]. However, multiple crossovers 
used in the feed network of the overlapping subarrays hinder their planar implementation [28]. In 
another approach, phased array elements are grouped into a random combination of non-uniform 
 20 
subarrays each being fed by a single phase shifter [28]. An algorithm is used to optimize the 
number of elements in each subarray, so that for a given number of array elements and a total 
number of phase shifters, the phased array provides the maximum scan range while the grating 
lobes are limited to a specified value. However, in such approaches, increasing the size of the 
subarrays can still cause the grating lobes to appear in the visible region unless the scan range is 
very limited.  
The array presented in [29] integrates the phase shifting function into the feed network by 
utilizing a resonance power dividing circuit which performs both the power division and phase 
shifting functions. Consequently, the requirement of using separate power splitter and phase 
shifters in conventional phased arrays is eliminated. However, utilizing resonance power dividing 
circuits for the design of integrated phased arrays operating below Ka-band requires a large chip 
area since the operation of resonance power dividing circuits relies on quarter-wave transmission 
lines. 
An integrated variable-phase ring oscillator and a phase locked loop architecture are used in 
[30] to eliminate phase shifters. However, the architectures presented in [30] do not simply support 
amplitude-modulation schemes such as QAM. 
 
1.8 Thesis Overview 
In this thesis, two new architectures for phased arrays with reduced number of phase shifters, 
less complexity, and small size are presented. In these architectures, phase-shifting function is 
integrated into new RF feed networks through vector-summation. The low-complexity 
architectures presented in this thesis can be utilized for designing phased arrays in receive as well 
as transmit mode. The integrated phased arrays, designed based on these architectures, can be 
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utilized in commercial applications such as 5G communications and automotive radars for ADAS 
and autonomous vehicles.  
Moreover, two new integrated phase shifters with low power consumption, small size, and 
simple control are presented for further reduction of phased arrays’ size and complexity.  
This thesis is organized as follows. The new integrated phase shifters with small size and 
simple control are presented in Chapters 2 and 3. Chapter 2 describes a new CMOS vector 
modulator phase shifter operating based on the summation of rotating orthogonal vectors, and 
Chapter 3 presents a frequency tunable 360° analog CMOS phase shifter with an adjustable output 
amplitude. 
A scalable limited-scan phased array with significantly reduced number of phase shifters and 
control signals operating at Ku-band is described in Chapter 4. A low-complexity, wide-scan, 
scalable, integrated phased array operating at K-band is presented in Chapter 5., followed by the 





Chapter 2: A Vector Modulator Phase Shifter Operating Based on the Summation of 
Rotating Orthogonal Vectors 
[31] [32] [33] [34] [35] [36] [37] [38] [39] [40] [41] [42] [43] [44] [45] [46] [47] [48] [49] [50] 
2.1 Introduction 
Phase shifters are one of the key components of phased array antennas and are responsible for 
adjusting the phase of the signals transmitted or received by the antenna elements. Phase shifters 
and their control circuitry also play a major role in determining the complexity, size, and cost of 
phased arrays [31]. Active vector modulator phase shifters can provide 360° of phase tuning while 
occupying a small area [32] – [36] and have been utilized in the design of integrated phased arrays 
[37] – [41].  
The principle of operation for a conventional vector sum phase shifter is illustrated in Fig. 2.1. 
The input signal is divided into quadrature signals (vectors), 𝐼 and 𝑄, whose amplitudes are 
adjusted using variable gain amplifiers. Subsequently, the weighted orthogonal vectors are added 
to generate a vector-sum signal (denoted by 𝑆) with a tunable phase. To preserve the vector sum 
magnitude while tuning its phase, the amplitudes of both the 𝐼 and 𝑄 vectors should be adjusted. 
In this chapter, a new circuit topology for a vector modulator phase shifter is introduced. In 
this circuit, phase shifting is achieved through simultaneous variation of both the amplitude ratio 
and phases of 𝐼 and 𝑄 signals, while keeping the relative phase between 𝐼 and 𝑄 constant, as shown 
in Fig. 2.2 [42]. Simultaneous phase and amplitude ratio variation of 𝐼 and 𝑄 vectors are obtained 
by adjusting the value of a single pair of identical variable capacitors in the circuit. Equal phase 
variation (rotation) of 𝐼 and 𝑄 vectors varies the phase of the vector sum signal while maintaining 
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its magnitude. Therefore, the proposed vector modulator phase shifter allows for tuning the vector 
sum phase with minimum vector sum magnitude variation over the phase tuning range.  
This chapter introduces the circuit architecture of the proposed vector modulator phase shifter 
operating based on the summation of rotating orthogonal vectors and provides a detailed analysis 
of the circuit. It also provides an optimum design for maximum phase tuning range with a constant 
output amplitude. Furthermore, the simulation results showing the performance of a single-stage 
CMOS vector modulator phase shifter designed at K-band for maximum phase tuning range with 
a nearly constant output signal amplitude are presented. 
According to the theoretical analysis, the maximum achievable phase tuning range with a 
constant output amplitude is only a function of the tuning range of the identical varactors in the 
circuit. In theory, the phase shifter can provide up to 180º of phase variation with a constant output 
 
(a)                                                  (b)                                                   (c) 
Fig. 2.1. Principle of operation for a conventional vector modulator phase shifter. (a) Vector sum phase = 45°. (b) 
Conditions for decreasing and (c) increasing the vector sum phase by varying the amplitudes of 𝐼 and 𝑄 vectors. 
 
(a)                                                  (b)                                                   (c) 
Fig. 2.2. Principle of operation for the phase shifter in this work. (a) Vector sum phase = 45°. (b) Conditions for 





amplitude assuming that the varactors could provide a very large tuning range. However, in 
practice, the tuning range of the varactors is limited by the fabrication technology, which 
constrains the maximum phase tuning range for the phase shifter with a constant output amplitude. 
To increase the maximum achievable phase tuning range, while keeping the magnitude variation 
relatively small, multiple switched varactors are employed in the phase shifter core to increase the 
overall tuning range of the variable capacitors. This technique allows for both coarse and fine 
tuning of the phase and does not add to the overall power consumption and chip area.  
The vector modulator phase shifter introduced and analyzed in this chapter is a fully differential 
circuit that can be utilized by itself in an integrated phased array with differential signaling. In this 
work, however, it is connected to an active balun at the input and a buffer at the output, which also 
provide input and output matching, to allow for the phase shifter operation as a stand-alone 
integrated circuit (IC) with single-ended input and differential outputs. The stand-alone integrated 
phase shifter is designed and fabricated at K-band in 130-nm CMOS process. It provides more 
than 290° of continuous phase tuning over the band 21−24 GHz while occupying an area of 
0.64×0.68 mm2 (excluding the pads) and consuming 18.5 mW of dc power. The phase shifter core 
consumes only 7.8 mW of power, and its corresponding area is 0.15×0.3 mm2. Due to the 
integrated phase shifter’s continuous phase tuning, compact size, and low power consumption, it 
is a promising candidate for integrated phased array systems such as automotive radars.  
This chapter is organized as follows. A detailed analysis of the proposed vector modulator 
circuit, which is the basis of the phase shifter core in the fabricated IC, is presented in Section 2.2. 
The fabricated single-ended input, differential output phase shifter is described in Section 2.3. The 




2.2 Single-Stage Vector Modulator Circuit Analysis 
2.2.1 Operation Principle of the Vector Modulator Phase Shifter with Rotating Orthogonal 
Vectors 
The simplified circuit model for the proposed vector modulator phase shifter is shown in Fig. 
2.3. The input signals are the differential currents 𝑖+ and 𝑖− with the same magnitude and 180° 










𝑠3(𝑅𝐶𝐿𝑃𝐶𝑃) + 𝑠2𝐿𝑃(𝐶𝑃 + 4𝐶) + 𝑠𝑅(𝐶 + 𝐶𝑃) + 1






𝑠3(𝑅𝐶𝐿𝑃𝐶𝑃) + 𝑠2𝐿𝑃(𝐶𝑃 + 4𝐶) + 𝑠𝑅(𝐶 + 𝐶𝑃) + 1
,                            (2.2) 
where 𝑠 = 𝑗𝜔. The currents 𝑖1
+ and 𝑖1
− as well as 𝑖2
+ and 𝑖2
− are equal in magnitude but 180° out of 
phase. The current signal 𝑖1
+ is added to 𝑖2
+ while 𝑖1
− is added to 𝑖2
























+) that flow into the output load, 𝐿𝑝. The output current signal 
𝑖𝑜




𝑠3(𝑅𝐶𝐿𝑃𝐶𝑃) + 𝑠2𝐿𝑃(𝐶𝑃 + 4𝐶) + 𝑠𝑅(𝐶 + 𝐶𝑃) + 1⏟                                
        
𝑄
   
+𝑖+
−𝑅𝐶𝑠
𝑠3(𝑅𝐶𝐿𝑃𝐶𝑃) + 𝑠2𝐿𝑃(𝐶𝑃 + 4𝐶) + 𝑠𝑅(𝐶 + 𝐶𝑃) + 1⏟                                
,                 (2.3)
𝐼
 
is equal to the summation of two orthogonal vectors, 𝐼 and 𝑄, where 𝑄 leads 𝐼 by 90°. The 
differential output voltage 𝑉𝑂 (= 𝑉𝑂
+ − 𝑉𝑂
−) is given by Eq. 2.4 
𝑉𝑂 = 𝐿𝑃𝑠(𝑖𝑜
+ − 𝑖𝑜
−) = 𝐿𝑃𝑠(𝑄 + 𝐼)(𝑖
+ − 𝑖−).                                          (2.4) 
By increasing (or decreasing) the value of the varactor 𝐶, phases of the 𝐼 and 𝑄 vectors equally 
decrease (or increase). At the same time, the amplitude ratio of the two vectors (|𝐼/𝑄|), which is 
equal to 𝑅𝐶𝜔, increases (or decreases). Considering the variation trend of the amplitude ratio and 
phases of 𝐼 and 𝑄 vectors as a function of 𝐶, the phase of 𝑉𝑂 is a decreasing function of 𝐶, and as 
a result, the phase tuning range is given by Eq. 2.5 
𝛥(∡𝑉𝑂) = ∡𝑉𝑂|𝐶𝑚𝑖𝑛 − ∡𝑉𝑂|𝐶𝑚𝑎𝑥 .                                                  (2.5) 
 
2.2.2 Design of the Vector Modulator Phase Shifter for Maximum Phase Tuning Range with 
a Constant Output Amplitude 
To preserve the output signal amplitude (|𝑉𝑂|) over the phase tuning range, the following 





.                                                                        (2.6) 
Eq. 2.6 is derived by setting the derivative of |𝑉𝑂| with respect to 𝐶 to zero. Satisfying Eq. 2.6, 
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which is independent of 𝜔, guarantees a constant output amplitude over the phase tuning range at 
each of the frequency points within the phase shifter bandwidth. Subsequently, the phase variation 
range and the amplitude of the output signal as a function of frequency are given by Eq. 2.7 and 






2(𝑅𝐶𝑚𝑖𝑛𝜔)4 + 1) − (𝐾𝑐
2 − 4𝐾𝑐 + 1)(𝑅𝐶𝑚𝑖𝑛𝜔)2





,                                                      (2.8) 
where 𝐾𝑐 represents the varactor tunability and is equal to 𝐶𝑚𝑎𝑥/𝐶𝑚𝑖𝑛. 
The phase tuning range in Eq. 2.7 is a function of 𝑅, 𝐶𝑚𝑖𝑛, 𝜔, and 𝐾𝑐. For a given 𝐾𝑐, in order 





 .                                                                    (2.9) 
Eq. 2.9 is derived by setting the derivative of Eq. 2.7 with respect to 𝑅 (or 𝐶𝑚𝑖𝑛 ) to zero at 𝜔0. 
For the circuit satisfying both Eq. 2.6 and Eq. 2.9, the maximum achievable phase tuning range at 






)) .                                      (2.10) 
According to Eq. 2.10, the phase shifter can theoretically provide up to 180º of phase tuning with 
a constant output signal amplitude at 𝜔0 given a varactor with a very large 𝐾𝑐. However, in 
practice, 𝐾𝑐 is limited by the fabrication technology.  
The output signal amplitude in Eq. 2.8 is an increasing function of 𝑅. For a given 𝑅, the output 
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 .                                                                    (2.11) 
Eq. 2.11 is derived by setting the derivative of Eq. 2.8 with respect to 𝐶𝑃 to zero at 𝜔0. For the 
circuit satisfying both Eq. 2.6 and Eq. 2.11, the maximum value of |𝑉𝑂| (at 𝜔0) that is maintained 
over the phase tuning range is given by Eq. 2.12 
|𝑉𝑂| = |𝑖
+ − 𝑖−| 𝑅 4⁄ .                                                         (2.12) 
Based on the above analysis, to maximize phase tuning range and output signal amplitude at 𝜔0, 
while maintaining the amplitude over the phase tuning range, Eq. 2.6, Eq. 2.9, and Eq. 2.11 should 
be satisfied simultaneously. 
For the circuit satisfying the criteria mentioned in Eq. 2.6, Eq. 2.9, and Eq. 2.11, the phase 
tuning range and amplitude of the output signal as a function of frequency are given by Eq. 2.13 























.                                                    (2.14) 
At the frequency of 𝜔0, Eq. 2.13 and Eq. 2.14 are equal to Eq. 2.10 and Eq. 2.12, respectively.  
It is noteworthy that in the circuit of Fig. 2.3 which is designed to satisfy Eq. 2.6, Eq. 2.9, and 
Eq. 2.11, half of the phase tuning range for the vector sum signal comes from the rotation of 𝐼 and 
𝑄 vectors while the other half is resulted by the variation in the amplitudes of 𝐼 and 𝑄 (proof in 
Appendix 1).  
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It should be noted that Eqs. (2.1) – (2.14) are derived for the vector modulator circuit shown 
in Fig. 2.2 where the output loads are inductive. In practice, the phase shifter is followed by other 
blocks such as combiner/dividers in an integrated phased array system, and the proceeding CMOS 
stage will load the vector modulator circuit by its input capacitance. Considering the loading effect 
on the proposed vector modulator circuit, the required condition to preserve the output signal 





,                                                  (2.15) 
where 𝐶𝐿 is the loading capacitor. For the circuit satisfying Eq. (2.15), the required condition for 
maximizing phase tuning range and the corresponding maximum phase tuning range at 𝜔0 follow 
Eq. (2.9) and (2.10), respectively. The required condition for maximum output amplitude and the 
corresponding maximum output amplitude 𝜔0 also follow Eqs. (2.11) and (2.12), respectively. 
 
2.2.3 Design of the Single-Stage Vector Modulator Phase Shifter Using 130-nm CMOS 
Process 
A CMOS circuit topology realizing the introduced vector modulator phase shifter is shown in 
Fig. 2.4. The transistors M1–M4 form a differential cascode gm-cell (with a simplified model shown 
in Fig. 2.3) generating differential current signals 𝑖+ and 𝑖−. The variable capacitors are realized 
by nMOS varactors with 𝐾𝑐 of approximately 5 (available in the utilized technology) and are tuned 
by a single control voltage, 𝑉𝑐𝑡𝑟𝑙. To decouple 𝑉𝑐𝑡𝑟𝑙 from the RF signal, a large resistor (𝑅B) is 
connected in series with the control voltage. The capacitors 𝐶B are used to decouple the dc and RF 
signals.  
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To set the design parameters in the circuit of Fig. 2.4 for maximum phase tuning range at 𝜔0 
while maximizing and maintaining the output amplitude, one can first determine the value of R. 
Then, the values of 𝐶𝑚𝑖𝑛 and 𝐶𝑃 can be calculated based on Eqs. 2.9 and 2.11, respectively. 
Subsequently, the value of  𝐿𝑃 can be calculated using Eq. 2.6. To determine the value of R, one 
should first decide about the output amplitude (given by Eq. 2.12), overdrive voltage of the 
transistors 𝑀1–𝑀4, and gate-drain voltage of the transistors 𝑀3 and 𝑀4 which impacts their voltage 
headroom. The output amplitude, given by Eq. 2.12, is proportional to R and (𝑖+ − 𝑖−) which is a 
function of the transconductance of the transistors 𝑀1 and 𝑀2 (𝑔𝑚1 and 𝑔𝑚2). The values of 
𝑔𝑚1 and 𝑔𝑚2 are determined by the size and bias current of 𝑀1 and 𝑀2 which should be the same 
size and equally biased to generate balanced signals 𝑖+and 𝑖−. The voltage drop across R, which 
is a function of the bias current of the transistors and the value of R, sets the gate-drain voltage of 
the identical transistors 𝑀3 and 𝑀4 and determines their headroom voltage. The overdrive voltage 
of 𝑀1 and 𝑀2 as well as 𝑀3 and 𝑀4 are also functions of the size and bias currents of the transistors. 
In general, the bias current and size of 𝑀1–𝑀4 as well as the value of R can be calculated assuming 
a specific output signal amplitude (for a given input signal), gate-drain voltage for 𝑀3 and 𝑀4 and 
overdrive voltage for 𝑀1–𝑀4. The rest of the design parameters can be subsequently calculated 
using Eqs. 2.6, 2.9, and 2.11.   
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For the 130-nm CMOS phase shifter in Fig. 2.4, the phase tuning range predicted by Eq. 2.10 
is 83.6° (obtained for 𝐾𝑐 = 5). By optimizing the values of the circuit parameters, a phase variation 
range of 90° with a negligible output amplitude variation (less than 0.2 dB) over the phase tuning 
range at 23 GHz is obtained. The values for the circuit parameters in Fig. 2.4 are listed in Table 
2.1.  In this design, the capacitors 𝐶P are realized by the parasitic capacitors of M3, M4, and nMOS 
varactors. Cadence Spectre simulation results showing the differential phase and voltage gain of 
the circuit in Fig. 2.4 as a function of the control voltage are presented in Fig. 2.5. According to 
the results, the phase tuning range is 90° with less than 1° variation within the range 21−25 GHz. 



















Fig. 2.4. CMOS circuit topology for the single-stage vector modulator phase shifter. 
Table 2.1. Design parameters 
(𝑊/𝐿)M1, M2 = 78 𝜇m/0.12 𝜇m (𝑊/𝐿)M3, M4 = 120 𝜇m/0.12 𝜇m 
𝑅 = 115.5 Ω 𝑅B = 10.7 kΩ 
𝐶𝑣𝑎𝑟1 = 31.9−160.9 fF 𝐶𝐵 = 5.2 pF 
𝑉𝐷𝐷 = 1.2 V 𝑉𝑐𝑡𝑟𝑙 = 0−1.5 V 
𝐼𝐵𝑖𝑎𝑠 = 4.5 mA 𝐿𝑑 = 510 pH 
 
Fig. 2.5. Simulated differential phase and voltage gain of the 90o phase shifter, designed in 130-nm CMOS process, 
at different frequencies. 
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To expand the phase tuning range to 360° while maintaining the output signal amplitude, 𝑖+ 
and 𝑖− can be generated using a fully differential quadrature generation network [43], [44] with 
quadrant selector switches to allow for coarse phase variation of 𝑖+ and 𝑖− by increments of 90° 
(0°, 90°, 180°, and 270°), as shown in Fig. 2.6. 
In this work, rather than using a differential quadrature generation network, multiple switched 
varactors are employed in the vector modulator circuit to expand the phase tuning range (through 
increasing the overall tuning range of the variable capacitors) while preserving the power 
consumption and chip area. 
To realize a stand-alone integrated phase shifter with a single-ended input and differential 
outputs, the vector modulator circuit employing multiple switched varactors is connected to an 
active balun at the input and a buffer at the output that also serve as input and output matching 
networks, respectively. The stand-alone IC, which is designed at K-band and fabricated in 130-nm 
CMOS process, provides 300° of continuous phase tuning for each of the differential outputs (with 
180° phase difference between the outputs). It is possible to obtain any phase shift within a range 



















































































Fig. 2.6. Block diagram of a vector sum phase shifter employing the proposed phase shifter core, providing 360° of 
continuous phase tuning with a constant output amplitude by adjusting a single analog and two digital controls.  
 33 
 
2.3 A Phase Shifter with a Single-Ended Input and Differential Outputs  
The block diagram of the fabricated phase shifter is shown in Fig. 2.7. The first stage is an 
active balun which also serves as the input matching network. It consists of a single-ended to 
differential signal converter (S2DC) in conjunction with a switch (SWS) selecting the polarity of 
the S2DC’s output differential signals. The second stage is the phase shifter core that performs all 
the tasks of vector generation, vectors’ amplitude and phase variation, and vector summation to 
generate a signal with a tunable phase. The phase shifter core employs multiple switched varactors 
that are controlled by one analog and two digital inputs. The variable capacitors are switched by 
SW1 and SW2 (allowing for coarse tuning of the phase), and their capacitances are continuously 
varied by tuning 𝑉𝑐𝑡𝑟𝑙 (allowing for fine tuning of the phase). The output stage is a buffer that also 
provides output matching.  
 The circuit diagrams for the three stages of the fabricated phase shifter (input active balun, 




























































Fig. 2.7. Block diagram of the fabricated phase shifter. The phase tuning range for different switching states (SW2, 
SW1) with reference to the phase at (SW2, SW1) = (0, 1) and Vctrl = 1.5 V are highlighted with three different colors. 
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is formed by a common-gate stage in parallel with a common-source stage [45]. This stage 
amplifies the single-ended input signal and generates differential output signals 𝑉𝑂
+ and 𝑉𝑂
− while 
contributing to match the input impedance to 50 Ω. The inductor 𝐿𝑀 is also used to resonate with 
the capacitive part of the input impedance to allow for input matching. The capacitors 𝐶𝐶𝐺 and 𝐶𝐶𝑆 
and the large resistor 𝑅𝐵 are used for decoupling dc and RF signals. 
The cascode switched transistor pairs (Mp1, Mp2) and (Mn1, Mn2), controlled by complementary 
signals SWs  and SW̅̅ ̅̅ s, are used to reverse the current flow direction through 𝐿𝑃1 when the logic 
state of SWs is inverted. This results in 180° of phase shift for the balun’s output signals given the 
same size for (Mp1, Mp2) and (Mn1, Mn2). However, it is possible to generate a phase shift value 
other than 180° by changing the relative size of (Mp1, Mp2) and (Mn1, Mn2). Since the phase shifter 
core provides 150° of phase tuning, the relative size of (Mp1, Mp2) and (Mn1, Mn2) are set such that 
the balun provides 150° of phase shift by inverting the logic state of SWs. This allows for the output 
signal phase to be continuously tuned over a range of 300°.  
The phase shifter core is shown in Fig. 2.8(b). The switched cascode transistors MS1R and MS1L, 
controlled by SW1, and MS2R and MS2L, controlled by SW2, are used to switch the varactors 𝐶𝑣𝑎𝑟1 
and 𝐶𝑣𝑎𝑟2. By using different combinations of SW1 and SW2 states (where at least one signal is at 
logic high), in conjunction with varying Vctrl from 0 V to 1.5 V, the output differential phase can 
be continuously varied within a range of 150°. The phase tuning range is then increased up to 300° 
by inverting the logic state of SWs. It should be noted that the phase tuning range of the phase 
shifter core could be increased to 180° through adding one more switched varactor (allowing for 
360° of phase tuning by inverting the polarity of the differential signals). However, this approach 
would increase the output signal amplitude variation mainly due to the difference in varactors’ 
parasitics (which changes 𝐶𝑃) in different switch states. 
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  (c) 
Fig. 2.8. Circuit diagrams for (a) active input balun (1st stage), (b) phase shifter core (2nd stage), and (c) output buffer 
(3rd stage). 
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core from the output load while matching the phase shifter’s outputs to 50 Ω for measurement 
purposes. The utilized matching network includes several capacitors and excludes inductors to 
save the chip area. 
2.4 Simulation and Measurement Results 
Fig. 2.9 shows the die photo of the fabricated 130-nm CMOS phase shifter with a total die size 
of 1.170 × 1.214 mm2. Measurements were performed by connecting the input and output pads to 
GSG and GSGSG 50 Ω probes (connected to a vector network analyzer), respectively.  
Fig. 2.10 shows the simulated and measured frequency response of the phase shifter, in 16 
different states for switches and control voltage, providing 16 uniformly distributed phase values 
within the entire phase tuning range at 23 GHz. The measured phase tuning range is 295° at 23 
GHz which is close to its simulated value of 300° as shown in Fig. 2.10(a). The measurement 
results show that the phase shifter provides more than 290° of continuous phase tuning within 
21−24 GHz. The simulated and measured results for the phase shifter gain versus frequency 
(obtained in the same cases as Fig. 2.10(a)) are shown in Fig. 2.10(b). The measured gain varies 
less than ±4.5 dB over the entire phase tuning range within 21−24 GHz. The simulated and 
 
Fig. 2.9. Die photo of the fabricated phase shifter (die size = 1.170 mm × 1.214 mm).  
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measured input and output reflection coefficients are shown in Fig. 2.10(c). The measured input 




   (b) 
 
  (c) 
Fig. 2.10. Simulated and measured (a) differential phase, (b) differential gain, and (c) input and output reflection 
coefficients versus frequency, for 16 uniformly distributed phase states within the entire phase tuning range at 23 GHz. 
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between the simulation and measurement results in Fig. 2.10 is mainly due to the limited accuracy 
of the electromagnetic modeling. The measured differential gain, shown in Fig. 2.10(b), is less 
than its simulated value, while the bandwidth in measurement results is larger than the simulation 
results. According to Fig. 2.10(a), the measurement results also show a smaller group delay 
compared to the simulation results. These differences between the simulation and measurement 
results is mainly due to the deviation of the resonant frequency of some stages form their simulated 
values. The deviation in resonance frequency of the 2nd stage (phase shifter core) could 
significantly change the phase tuning range. However, the measured phase tuning range is close 
to its simulated value. Therefore, apparently, the shift in resonance frequency has occurred for the 
1st or 3rd stage (s). These differences between the simulation and measurement results can be 
minimized through a more accurate electromagnetic modeling of the circuit.  
The RMS phase and gain errors for the 16 measured insertion phase and gain, shown in 
Fig. 2.11, are calculated based on the formulas provided in [34] and given in Eq. 2.16 and 2.17 






                                    (2.16) 






,                                        (2.17)  
where, 𝑁 is 16, Δ𝜑𝑘 represents the error between the kth output phase and the ideal phase value 
corresponding to the kth phase state among the 16 uniformly distributed phase values within the 
entire phase tuning range, and ∆𝐴𝑘 = 𝐴𝑘(dB) − 𝐴average. Ak is the insertion gain (in dB scale) 
corresponding to the kth output phase, and Aaverage (in dB-scale) is the average of the insertion gains 
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in dB-scale. The measured RMS phase and gain errors are shown in Fig. 2.11. The RMS phase 
error is less than 3.2° and the RMS gain error is less than 2.1 dB within 21−24 GHz.  
The measured differential gain and phase of the circuit at 23 GHz as a function of the control 
voltage for different switching states (SWs, SW2, SW1) are shown in Fig. 2.12. The gain variation 
over the phase tuning range is less than 0.6 dB for (SWs, SW2, SW1) = (1, 0, 1) and less than 1.4 
dB for (SWs, SW2, SW1) = (0, 0, 1), where the circuit is optimized for minimum output signal 
amplitude variation. These switching states correspond to approximately 66° of phase tuning. The 
optimum design condition for minimum gain variation over the phase tuning range could not be 
satisfied for other switching states of (SW2, SW1). This is mainly due to the difference in varactors’ 
parasitics in different states that changes 𝐶𝑃 and adding one path from the input to the output for 
(SW2, SW1) = (1, 1). The total gain variation range for different combinations of (SWs, SW2, SW1) 
is less than 8.3 dB over the entire 295° of phase tuning at 23 GHz while the total gain variation in 
different combinations of (SW2, SW1), which corresponds to 147.5° of phase tuning at 23 GHz, is 
less than 5.8 dB. As shown in Fig. 2.12, to obtain 90° of phase tuning, one can set SWs and SW1 
to 1 and vary 𝑉𝑐𝑡𝑟𝑙 from 0 V to 1.5 V when SW2 is set to 0 and from 1.07 V to 1.35 V when SW2 
 
Fig. 2.11. Measured RMS phase and gain errors versus frequency calculated for 16 uniformly distributed phase states 
within the entire phase tuning range at 23 GHz. 
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is set to 1. Fig. 2.13 shows the simulated and measured differential phase and gain of the integrated 
phase shifter versus frequency for 90° of phase tuning range obtained through tuning 𝑉𝑐𝑡𝑟𝑙 and 
switching SW2. The gain variation of the fabricated circuit over 90° of phase tuning range at 23 
GHz is less than 1.5 dB and 1.8 dB in the simulation and measurement results, respectively. The 
circuit could provide a better performance if it was designed for only 90° of phase tuning using a 





Fig. 2.12. Measured (a) differential gain and (b) differential phase at 23 GHz versus the control voltage for different 
switching states (SWs, SW2, SW1). 
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The phase shifter’s performance is summarized and compared to several RF vector modulator 
phase shifters in Table 2.2. The integrated vector modulator phase shifter presented in this work 
provides more than 290° of continuous phase tuning within the range 21−24 GHz. The IC 
consumes 18.5 mW of dc power, and its size excluding the pads is 0.64 mm×0.68 mm. The size 
of the phase shifter core is only 0.15 mm×0.3 mm and its dc power consumption is 7.8 mW. The 





Fig. 2.13. Measured (a) differential gain and (b) differential phase versus frequency for 90° of phase tuning range 
which is obtained through tuning 𝑉𝑐𝑡𝑟𝑙 and switching SW2. 
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small chip area. However, the circuit exhibits a relatively large amplitude variation over the phase 
tuning range. The implementation could be better in terms of the output amplitude variation if a 
differential quadrature generation network was implemented along with the phase shifter core 
designed for 90° of phase tuning. 
  
2.5 Conclusion 
A new circuit topology for a single-stage vector modulator phase shifter has been presented. 
In this circuit, orthogonal vectors 𝐼 and 𝑄 are generated, and their phases in conjunction with their 
amplitudes are simultaneously varied (while the relative phase between 𝐼 and 𝑄 is preserved), by 
adjusting the value of a single pair of identical variable capacitors, to control the vector sum phase. 
Equal phase variation (rotation) of 𝐼 and 𝑄 vectors contributes to varying the vector sum phase 
while maintaining the vector-sum magnitude.  This results in reducing the phase shifter’s gain/loss 
variation over a specific phase tuning range, or from another point of view, increasing the phase 
tuning range for a specific gain/loss variation. This chapter has presented a detailed analysis of the 
single-stage vector modulator phase shifter operating based on the summation of rotating 
orthogonal vectors. Moreover, a design methodology for maximizing the phase tuning range while 
maintaining the output signal amplitude over the phase variation range has been presented. The 
performance of a single-stage CMOS vector modulator phase shifter designed for maximum phase 
tuning range with a nearly constant output signal amplitude at K-band has been shown. The CMOS 
phase shifter, controlled by a single analog input, provides 90° of continuous phase tuning with a 
nearly constant output amplitude. Furthermore, an integrated phase shifter with a single-ended 
input and differential outputs whose core includes the presented fully-differential vector modulator 
circuit has been designed and fabricated at K-band in 130-nm CMOS process. The chip provides 
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more than 290° of continuous phase tuning over the band 21−24 GHz with an average insertion 
loss of 6.7 dB at 23 GHz. It consumes 18.5 mW of dc power and occupies 0.64×0.68 mm2 of area 
(excluding the pads). The dc power consumption of the phase shifter core is only 7.8 mW, and its 
corresponding area is 0.15×0.3 mm2. Due to the compact size, low power consumption, and 






Table 2.2. Comparison table for vector sum phase shifters 
















Frequency (GHz) 21‒24 15‒20 2‒20 8‒12 57‒64 15‒35 
Phase Tuning Range > 290° 360° 360° 360° 360° 360° 
Phase Resolution Continuous Continuous 10-bit 6-bit Continuous 4-bit 
Gain (dB) -7.4±4.5 -5±5 -3.5±4.5 -4.5±2■ -8.5±4.5• -4.2±9.2■ 




0.722 2.16 1.646* 0.66 0.192** 
*Excluding the pads, **Phase shifter core ♦ Excluding the buffer ■Average gain •Estimated from the measurement 
results for one output ♠ Excluding the active balun 
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Chapter 3: A Frequency-Tunable 360° Analog CMOS Phase Shifter with an Adjustable 
Output Amplitude  
 
[52] [53] [54] [55] [56] [57] [58] [59] [60] [61] [62] [63] [64] [65] [66] [67] [68] [69] [70] 
3.1 Introduction 
Phase shifters’ characteristics such as phase-shift precision and tuning range highly impact the 
arrays’ beam forming and steering performance. Phase shifters and their associated control 
circuitry also highly impact the complexity and size of phased arrays. Due to the capability of the 
vector sum phase shifters to provide 360° of phase tuning while occupying a small area, multiple 
integrated phased arrays have utilized vector sum phase shifters to adjust the signal phase across 
the array elements [37] – [41]. Principle of operation of vector sum phase shifters is described in 
Chapter 2. In this chapter, a new circuit topology for a vector sum phase shifter is presented. In 
this circuit, all the tasks of vector generation, gain control, and vector summation are performed 
in a single block (phase shifter core) to save power and area. The phase shifter core provides 360° 
of continuous phase tuning with an adjustable output amplitude while consuming only 0.063 mm2 
of chip area. The phase shifter generates a signal with a tunable phase and magnitude in a phased 
array, thereby providing a better control over the beamwidth and sidelobe levels. 
Most vector sum phase shifters perform the vector summation in the current domain [34], [37], 
[46], [50], [51]. The amplitudes of the orthogonal current signals are adjusted by controlling the 
gains of the 𝐼 and 𝑄 transconductance stages. In the phase shifters reported in [34], [37], [50], this 
is achieved by tuning the bias currents of the 𝐼 and 𝑄 transconductance stages. To generate a vector 
sum phase that is close to the phase of 𝐼 (or 𝑄) signal, a very large 𝐼 and 𝑄 amplitude ratio is 
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required, necessitating very different bias currents for the 𝐼 and 𝑄 transconductance stages [37]. 
This results in significantly different gain compression levels for 𝐼 and 𝑄 paths, which cause an 
early phase distortion below the phase shifter’s 1-dB gain compression point.  
In the proposed vector sum phase shifter (where vector summation is performed in current 
domain), the gains of the 𝐼 and 𝑄 transconductance stages are adjusted while the bias currents for 
the 𝐼 and 𝑄 transconductance stages are kept equal and constant over the entire phase tuning range. 
The block diagram of the phase shifter is shown in Fig. 3.1. An active single-ended to differential 
signal converter (S2D) is used to convert the single-ended input signal to differential signals fed 





−) are generated using a vector generation network. Several current steering variable 
gain amplifier (VGA)s are used to steer the quadrature currents in order to adjust the amplitudes 
of the currents added at the output of the phase shifter core while keeping the bias current of the 𝐼 
and 𝑄 transconductance stages constant. The four weighted current signals are then added to 
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Fig. 3.1. Block diagram of the phase shifter designed within this work. 
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the variable gain amplifiers and the vector generation network are merged in a cascode 
configuration that performs all three tasks of vector generation, gain control, and vector 
summation. The last stage employs an active differential to single-ended signal converter (D2S) 
to convert the phase shifter core’s differential output signals to a single-ended signal.  
The phase shifter core can be utilized by itself in an integrated phased array with differential 
signaling. However, in this work, it is connected to an active single-ended to differential signal 
converter at the input and an active differential to single-ended signal converter at the output to 
allow for single ended measurements. Furthermore, the single-ended to differential signal 
converter and differential to single-ended signal converter stages are designed to satisfy the input 
and output matching to allow for phase shifter operation as a stand-alone IC. It should be noted 
that the employed active single-ended to differential signal converter and differential to single-
ended signal converter stages occupy less area as compared to their passive counterparts. 
In this work, an 𝑅-𝐶 poly phase filter (PPF) is utilized as the vector generation network due to 
its compact size as compared to transformer-based poly-phase networks [46], [51] and 𝐿𝐶 all pass 
filters [52]. A current mode 𝑅-𝐶 PPF is chosen over a voltage mode PPF since a current mode PPF 
has a higher input impedance and presents a larger load to its preceding stage, thereby reducing 
the overall system insertion loss [53]. Furthermore, in this work, unlike the phase shifters 
connecting the vector generation network to variable gain amplifiers through a buffer stage [46], 
[49], [51], PPF is directly connected to the current steering variable gain amplifiers  in a cascode 
configuration. The impact of the variable gain amplifiers’ input impedance variation (over thier 
gain tuning range) on the PPF is accounted for in the circuit design. The phase shifter provides 
360° of continuous phase tuning with an adjustable output amplitude by tuning two control 
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voltages. The phase shifter exhibits a negligible phase distortion with input power variation up to 
1-dB gain compression point. 
This chapter is organized as follows. The phase shifter analysis and design are discussed in 
Section 3.2. The simulation and measurement results are presented in Section 3.3 followed by the 
conclusion provided in Section 3.4. 
3.2 Phase Shifter Analysis and Design 
The circuit diagrams for single-ended to differential signal converter, phase shifter core (2nd 
stage), and differential to signle-ended signal converter, which are all ac coupled, are shown in 
Fig. 3.2.  
The utilized single-ended to differential signal converter, shown in Fig. 3.2(a), is based on a 
common-gate stage in parallel with a common-source stage [45]. The single-ended to differential 
signal convertedr is designed to satisfy the input matching requirement while generating 
differential output signals 𝑣o
+ and 𝑣o
− that are fed into the phase shifter core [Fig. 3.2(b)]. The 
inductor 𝐿P1 and the variable capacitor 𝐶P1 are used to tune the center frequency of operation (𝑓c) 
within 26‒28 GHz.  
In the phase shifter core with differential inputs and outputs, shown in Fig. 3.2(b), a current 





−). The transistors 𝑀p1–𝑀p4 have the same size and bias current. The magnitudes of 
the quadrature currents combined at the output are adjusted using current steering variable gain 
amplifier (VGA)s formed by the same-size transistors 𝑀1–𝑀8. The variable gain amplifiers are 
controlled by voltages 𝑉CQ and 𝑉CI applied to the gates of the transistors (𝑀2, 𝑀5) and (𝑀4, 𝑀7), 
respectively. It should be noted that transistors 𝑀1and 𝑀6, 𝑀2 and 𝑀5, 𝑀3 and 𝑀8 as well as 𝑀4 
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Fig. 3.2. Circuit diagrams for (a) single-ended to differential signal converter, (b) phase shifter core, and (c) differential 
to single-ended signal converter. 
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.                                                        (3.2) 
where 𝑖+ and 𝑖− are the small signal drain currents of the transistors (𝑀p1, 𝑀p2) and (𝑀p3, 𝑀p4), 
respectively, and 𝑍Q and 𝑍I are the impednaces looking into the source nodes of the current steering 
variable gain amplifier (VGA)s  as shown in Fig. 3.2(b). According to Eq. (3.1) and Eq. (3.2), 𝑖Q
+ 
and 𝑖Q
− as well as 𝑖I
+ and 𝑖I





− have quadrature phases and equal magnitudes if 𝑅𝐶𝜔 = 1 and 
𝑍Q = 𝑍I. The values of 𝑅 and 𝐶 are selected such that 𝑅𝐶𝜔 = 1 at the center frequency of operation 
(𝜔c). However, 𝑍Q and 𝑍I are not necessarily identical since they are functions of 𝑉CQ and 𝑉CI. The 
dependency of 𝑍Q and 𝑍I on the control voltages, 𝑉CQ and 𝑉CI, can be calculated. Assuming a 









𝑔m1 + 𝑔m2 + 𝑗𝜔𝐶pQ









𝑔m3 + 𝑔m4 + 𝑗𝜔𝐶pI
                                    (3.3b) 
where 𝐶pQ and 𝐶pI are the parasitic capacitances looking into the source nodes of the current 
steering variable gain amplifiers in 𝑄 and I paths, respectively, and 𝑔mk (𝑘 = 1, 2, 3, and 4) is the 
transconductance of the transistor 𝑀k. Utilizing long channel 𝐼-𝑉 approximations for MOS 
transistors, the transconductance 𝑔mk is given by √2𝐼k𝜇n𝐶ox (𝑊 𝐿⁄ )  where 𝜇n is the electron 
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mobility, 𝐶ox is the gate oxide capacitance per unit area, 𝑊 and 𝐿 are the transistor width and 
length, and 𝐼k is the bias current of the transistor 𝑀k. Neglecting the subthreshold conduction, the 
conductances 𝐺Q (= 𝑔m1 + 𝑔m2) and 𝐺I (= 𝑔m3 + 𝑔m4) in Eq. (3.3) are given by: 
𝐺Q,I = √4𝐾𝐼B − (𝐾∆𝑉Q,I)
2
             |∆𝑉Q,I| ≤ √2𝐼B 𝐾⁄                               (3.4) 
where 𝐾 = 𝜇n𝐶ox (
𝑊
𝐿
), Δ𝑉Q,I = 𝑉DD − 𝑉CQ,I, and 𝐼B = 𝐼k + 𝐼k+1 (𝑘 = 1, 3, 5, and 7). Due to the  
dependency of  𝐺Q and 𝐺I on the control voltages, the variable gain amplifiers’ input impedances 
(𝑍Q and 𝑍I) are functions of 𝑉CQ and 𝑉CI (according to (3.3)). Therefore, the amplitudes and phases 
of the signals generated by the vector generation network are also functions of 𝑉CI and 𝑉CQ. To 
estimate the control voltages of 𝑉CI and 𝑉CQ required for a desired insertion phase and gain, the 
small signal output voltage 𝑣o (= 𝑣o
+ − 𝑣o
−) is calculated as a function of 𝑉CI and 𝑉CQ. The output 





+ 𝑍Q(𝑔m1 − 𝑔m5)⏟          
𝐴Q
+ 𝑖I
+ 𝑍I(𝑔m3 − 𝑔m7)⏟           
𝐴I
)                               (3.5) 
where 𝐴Q and 𝐴I are the current gains of the variable gain amplifiers adjusting the magnitudes of 
the 𝑄 and 𝐼 vectors, respectively. 𝑍out denotes the output impedance of the phase shifter core 
including the inductor 𝐿P2, variable capacitor 𝐶P2 (used to tune the operation frequency), and the 
parasitic capacitances 𝐶gd and 𝐶db of 𝑀1–𝑀8. Since 𝑔m5 = 𝑔m2, and  𝑔m7 = 𝑔m4, Eq. (3.5) can be 





+ 𝑍Q(𝑔m1 − 𝑔m2)⏟          
𝐴Q
+ 𝑖I
+ 𝑍I(𝑔m3 − 𝑔m4)⏟           
𝐴I
)                               (3.6) 
where 
𝑔m1 − 𝑔m2 = 𝐾∆𝑉Q                 |∆𝑉Q| ≤ √2𝐼B 𝐾⁄                                     (3.7a) 
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𝑔m3 − 𝑔m4 = 𝐾∆𝑉I                  |∆𝑉I| ≤ √2𝐼B 𝐾⁄ .                                    (3.7b) 
 
By substituting Eq. (3.1), (3.2), and (3.3) in (3.6), the phase and magnitude of 𝑣o (small signal 
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2
|𝑖+𝑍out(𝑗𝜔𝑐)|√𝑥2 + 𝑦2                                               (3.8b) 
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2 .                 (3.9b) 
By using Eq. (3.7) and substituting 𝐺Q and 𝐺I, from Eq. (3.4), into Eq. (3.9), the phase and 
magnitude of 𝑣o at 𝜔c can be calculated as a function of 𝑉CI and 𝑉CQ. The values of 𝑉CI and 𝑉CQ 
for a desired output phase and magnitude can be obtained by solving Eq. (3.8a) and (3.8b). 
The differential to single-ended signal converter, shown in Fig. 3.2(c), converts the differential 
signals at the output of the phase shifter core to a single-ended signal. The differential to single-
ended signal converter is designed to match the output to 50 Ω for measurement purposes. 
 
3.3 Simulation and Measurement Results 
The phase shifter is fabricated in 130-nm CMOS process. The die photo of the fabricated phase 
shifter is shown in Fig. 3.3. The total die size including the pads is 1.187 mm × 0.72 mm. The 
performance of the chip is characterized using a probe station with GSG probes. Fig. 3.4 shows 
the polar plot of the simulated and measured forward transmission coefficient of the phase shifter 
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when the center frequency of operation (𝑓𝑐) is set to 26 GHz and 28 GHz. The points in the figures 
correspond to the magnitude (in dB) and phase (in degrees) of the transmission coefficient while 
the two control voltages vary from 1.24 V to 1.96 V with a step size of 11.25 mV.  
As shown in Fig. 3.4, the simulation and measurement results for the insertion phase and gain 
of the phase shifter are in good agreement. Considering the measured phases and magnitudes at 26 
GHz (Fig. 3.4(a)), the described circuit can operate as a 6-bit 360° phase shifter with 10.6 dB of 
gain tuning range (from -15.2 dB to -4.6 dB) while exhibiting an RMS phase error of less than 1.6° 
and an RMS gain error of less than 0.5 dB at 26 GHz. When the phase shifter is tuned to operate 
at 𝑓𝑐=28 GHz, the gain can be varied from -14 dB to -3.45 dB while RMS phase and gain errors 
are limited to 1.54° and 0.5 dB, respectively.   
The frequency response of the phase shifter when its center frequency is set to 26 GHz and 28 
GHz is shown in Fig. 3.5.  Insertion phase and gain of the phase shifter are simulated and measured 
for 64 uniformly distributed phase states from 0° to 360° with the maximum achievable gain at the 
center frequency of operation. The simulated and measured frequency response are shown for only 
16 (out of the 64) cases in Fig. 3.5 (for a better graph visibility). 





























The RMS phase and gain errors for the 64 measured cases are calculated using the formulas 
provided in [34]. As shown in Fig. 3.6, for the phase shifter operating at the center frequency of 
26 GHz, the RMS phase and gain errors within the 3-dB bandwidth (24.55‒27.4 GHz) are less 
than 2.6° and 0.31 dB, while the phase shifter operating at the center frequency of 28 GHz exhibits  




Fig. 3.4. Polar plot (magnitude in dB, phase in degree) of the phase shifter’s transmission coefficient at (a) 26 GHz 
and (b) 28 GHz (circles: measurement, dots: simulation). Control voltages are varied from 1.24 V to 1.96 V with a 
step size of 11.25 mV. 
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an RMS phase error of less than 2.3° and RMS gain error of less than 0.25 dB within the 3-dB 
bandwidth (26.55‒29.4 GHz). The RMS phase error is well below the resolution of a 6-bit phase 
shifter (5.625o) within the 3-dB bandwidth centered at 26 GHz and 28 GHz.  
 
(a)                                                                             (b) 
 
(c)                                                                             (d) 
Fig. 3.5. Gain and phase response of the phase shifter. (a) Simulation and (b) measurement results for the phase shifter 
operating at the center frequency of 26 GHz. (c) Simulation and (d) measurement results for the phase shifter operating 
at the center frequency of 28 GHz. 
 
(a)                                                                                   (b) 
Fig. 3.6. Measured RMS (a) phase error and (b) gain error for the phase shifter operating at the center frequency of 
26 GHz (dashed line) and 28 GHz (solid line). 
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The simulated and measured input and output reflection coefficient for the phase shifter 
operating at the center frequency of 26 and 28 GHz are shown in Fig. 3.7. According to the 
simulation and measurement results, the input and output reflection coefficients are less than -10 
dB over the operation band. It should be noted that the resonance frequency of the output matching 
network is related to the resonance frequency of the phase shifter core’s output load. As a result, 
as shown in Fig. 3.7, resonance frequency of the output matching network is shifted by tuning the 
variable capacitor at the output of the phase shifter core. The input matching network is also 
designed to provide a reflection coefficient less than -10 dB over the operation band.  The center 
frequency of the input matching network, in simulation results, is close to the center frequency of 
operation band. However, measurement results show that the center frequency of the input 
matching network is shifted by less than 1.5 GHz, which is due to the inaccuracy of the pad model 
or electromagnetic modeling of the inductors and transmission lines. 
Fig. 3.8(a) and (b) show the measured input 1-dB compression points (IP1dB) versus frequency 
for 16 phase states at the center frequency of 26 and 28 GHz, respectively. The phase shifter’s 
 
 
(a)                                                                                   (b) 
Fig. 3.7. Simulated and measured input and output reflection coefficient of the phase shifter operating at the center 
frequency of (a) 26 GHz and (b) 28 GHz. 
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input 1-dB compression point for all phase states is larger than -9.8 dBm within the 3-dB 
bandwidth. The minimum measured IIP3 for the phase shifter at 26 and 28 GHz is 0 dBm.  
Fig. 3.9(a) and (b) show the measured insertion phase versus input power for the phase shifter 
tuned at the center frequency of 26 and 28 GHz, respectively. Phase deviation for the input power 
levels up to the 1-dB compression point is less than 1.3° and 1.6° for the phase shifter operating at 
the center frequency of 26 and 28 GHz, respectively.  
To show the sensitivity of the phase shifter to process, voltage, and temperature (PVT), the 
phase shifter is simulated for different values of 𝑉DD in different process corners of tt (typical 
corner for NMOS and PMOS transistors), ff (fast corner for NMOS and PMOS transistors), and 
 
          (a)                                                                                  (b) 
Fig. 3.8. Measured input 1-dB compression points (IP1dB) versus frequency for 16 phase states. The phase shifter 
operates at the center frequency of (a) 26 GHz and (b) 28 GHz. 
 
            (a)                                                                                   (b) 
Fig. 3.9. Measured insertion phase versus input power (for 16 phase states) for the center frequency of (a) 26 GHz 
and (b) 28 GHz. 
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ss1 (slow corner for NMOS and PMOS transistors) and at different temperatures. Fig. 3.10 shows 
the frequency response of the phase shifter in several different conditions. As shown in Fig. 3.10, 
gain and insertion phase of the phase shifter are highly sensitive to the value of 𝑉𝐷𝐷. The main 
reason is that operation of the variable gain amplifiers in the phase shifter core is a function of ∆𝑉𝐼 
and ∆𝑉𝑄 which are dependent on 𝑉𝐷𝐷 as well as 𝑉𝐶𝐼 and 𝑉𝐶𝑄. However, the errors in ∆𝑉𝐼 and ∆𝑉𝑄 
caused by the variation of 𝑉𝐷𝐷 can be corrected by tuning 𝑉𝐶𝐼 and 𝑉𝐶𝑄 accordingly. To find the 
suitable control voltages that can compensate for the phase and gain errors in a specific case, one 
can plot the insertion phase and gain of the phase shifter as functions of 𝑉𝐶𝐼 and 𝑉𝐶𝑄 and take the 
contour plots of constant gain (gain values that is maintained over the entire phase tuning range) 
into account. 
                                                 
1 Fast, slow, and typical corners refer to the speed of operation for MOS transistors, which is 




   (a)                                                                                     (b) 
 
(c)                                                                                     (d) 
 
 (e)                                                                                  (f) 
 
                                              (g)                                                                                  (h) 
Fig. 3.10.  (a) Gain and (b) phase versus frequency at nominal operating condition (tt, 𝑉𝐷𝐷=1.6 V, 27
 °C) for 64 
selected control voltages. (c) Gain and (d) phase response of the phase shifter in the corner case of ff at -30 °C for 
𝑉𝐷𝐷=1.6 V and 1.4 V. (e) Gain and (f) phase response of the phase shifter in the corner case of ff at 90
 °C for 𝑉𝐷𝐷=1.6 
V and 1.4 V. (g) Gain and (h) phase response of the phase shifter in the corner case of ss at -30 °C for 𝑉𝐷𝐷=1.6 V and 
1.4 V. 
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Fig. 3.11 shows the insertion phase and gain of the phase shifter for different values of 𝑉𝐶𝐼 and 
𝑉𝐶𝑄 in the corner cases of (ff, VDD = 1.8 V, 90 °C) and (ff, VDD = 1.4 V, -30 
oC) at 28 GHz. As 
shown in Fig. 3.11, the maximum achievable constant gain in the corner (ff, VDD = 1.8 V, 90 
oC) 
 
(i)                                                                                  (j)                        
 
(k)                                                                                  (l) 
 
(m)                                                                                  (n) 
Fig. 3.10. (i) Gain and (j) phase response of the phase shifter in the corner case of ff at 90 °C for 𝑉𝐷𝐷=1.6 V and 1.8 
V. (k) Gain and (l) phase response of the phase shifter in the corner case of ss at 90 °C for 𝑉𝐷𝐷=1.6 V and 1.8 V. 
(m) Gain and (n) phase response of the phase shifter in the corner case of ff at -30 °C for 𝑉𝐷𝐷=1.6 V and 1.8 V. 
 60 
is the same as the maximum constant gain in the nominal case (tt, 𝑉𝐷𝐷 = 1.6 V, 27 °C), while the 
maximum achievable constant gain in the corner (ff, 𝑉𝐷𝐷 = 1.4 V, -30 °C) is more than the 
maximum constant gain of the nominal case. To correct the phase and gain errors in the corner (ff, 
𝑉𝐷𝐷 = 1.4 V, -30 °C), it is sufficient to tune the control voltages of 𝑉𝐶𝐼 and 𝑉𝐶𝑄 and select the pairs 
of 𝑉𝐶𝐼 and 𝑉𝐶𝑄 providing a constant gain equal to the maximum achievable constant gain in the 
nominal condition. As shown in Fig. 3.11, by adjusting 𝑉𝐶𝐼 and 𝑉𝐶𝑄 in a specific manner, constant 
gain of -3 dB (equal to the maximum achievable constant gain for the nominal case in simulation 
results) can be obtained. In general, for the corner cases in which the maximum achievable constant 





Fig. 3.11. Gain and insertion phase of the phase shifter as functions of control voltages 𝑉𝐶𝐼  and 𝑉𝐶𝑄 for the corner 
cases of (a) ff, 𝑉𝐷𝐷 = 1.8 V, 90
 °C and (b) ff, 𝑉𝐷𝐷 = 1.4 V, -30 °C at 28 GHz. 
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can be calibrated by tuning only 𝑉𝐶𝐼 and 𝑉𝐶𝑄. However, in some corner cases such as (ss, 𝑉𝐷𝐷 = 
1.4 V, -30 oC) and (ss, 𝑉𝐷𝐷 = 1.8 V, 90 
oC) where the maximum achievable constant gain is less 
than the one obtained in the nominal condition, as shown in Fig. 3.12, the circuit cannot 
compensate for the gain error unless additional gain tunability is provided for the circuit. In this 
work, to provide an additional adjustable gain, a variable resistor is used in the bias circuitry. By 
varying this resistor, the reference current is tuned and the consequently the bias points of the 
whole stages will be changed accordingly. Tuning this variable resistor adds up 4 dB of gain 
tunability to the phase shifter in this work. By increasing the reference current and tuning VCI and 





Fig. 3.12. Gain and insertion phase of the phase shifter as functions of control voltages VCI and VCQ for the corner 
cases of (a) ss, VDD=1.8 V, 90 °C and (b) ss, VDD=1.4 V, -30 °C at 28 GHz. 
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The frequency response of 64 compensated phases and gains for the corners of (ss, 𝑉𝐷𝐷 = 1.4 V,   
-30 oC) and (ss, 𝑉𝐷𝐷 = 1.8 V, 90 
oC) are shown in Fig. 3.13. 
The frequency response of 64 corrected phases and gains for the corners of (ff, 𝑉𝐷𝐷 = 1.4 V,  
-30 oC) and (ff, 𝑉𝐷𝐷 = 1.8 V, 90 
oC) are also shown in Fig. 3.14.  
It is worth mentioning that in the phase shifter in this work, the variations in the center 
frequency of operation can be corrected by tuning the variable capacitors that are utilized at the 
output loads of the single-ended to differential signal converter and the phase shifter core. 
In summary, based on the simulation results in Figs. 3.10–3.12, the phase shifter in this work 
can provide 360° of phase tuning with a constant insertion loss in the fast and slow process corners 
(ff and ss) as well as the nominal corner. The phase shifter’s insertion loss at the fast process corner 
can remain equal to the insertion loss in the nominal corner given the supply voltage and 
temperature range of (1.4 V– 1.8 V) and (-30 °C– 90 °C), respectively. However, in the slow 
corner, the insertion loss increases by approximately 4 dB (compared to the nominal condition), 
and it is further increased for 𝑉𝐷𝐷 ≤ 1.6 V and 𝑇 ≥ 27 °C, which may degrade the phase shifter’s 
performance. 
Monte Carlo simulations were also performed to examine the effect of local device mismatch 
(due to parametric process variations which mainly results in an imbalance of transistor geometry 
and threshold voltage) on the phase, gain, and bandwidth of the phase shifter. Based on the 
simulation results shown in Fig. 3.15, the standard deviation of the phase, gain, and bandwidth 
error for all 64 phase states are less than 1.63°, 0.3 dB, and 27.2 MHz, respectively. Standard 
deviation of phase error is well below the resolution of a 6-bit phase shifter (5.625o), which 
demonstrates that the designed phase shifter can properly operate as a 6-bit phase shifter. 
Simulated noise figure of the phase shifter is better than 18 dB over the operation band. 
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The performance of the phase shifter is summarized and compared with several other RF phase 
shifters in Table 3.1. The phase shifter presented in this work provides 360o of continuous phase 
tuning with an adjustable amplitude while consuming 27 mW of power and occupying 0.284 mm2 








(a)        
  
(b) 
Fig. 3.13. (a) Frequency response of 64 corrected phases and gains for the corner of ss, 𝑉𝐷𝐷 = 1.4 V, -30 °C. 3-dB 
bandwidth=2.7 GHz. (b) Frequency response of 64 partially-corrected phases and gains for the corner of ss, 𝑉𝐷𝐷 = 1.8 





Fig. 3.14. (a) Frequency response of 64 corrected phases and gains for the corner of ff, 𝑉𝐷𝐷 = 1.4 V, -30 °C. 3-dB 
bandwidth=3 GHz. (b) Frequency response of 64 corrected phases and gains for the corner of ff, 𝑉𝐷𝐷 = 1.8 V, 90 °C. 




(a)                                                                       (b) 
 
(c)                                                                       (d) 
 
(e)                                                                        (f) 
 
(g)                                                                        (h) 
Fig. 3.15. Simulated standard deviation of (a) gain and bandwidth error and (b) phase error due to device mismatch 
for the phase shifter operating at the center frequency of 26 GHz (black squares) and 28 GHz (red circles). Monte 
Carlo simulations were performed with 1000 runs at each of the 64 phase states. Histogram graph of gain deviation 
for the case corresponding to maximum gain standard deviation at (c) 28 GHz and (d) 26 GHz. Histogram graph of 
phase deviation for the case corresponding to maximum phase standard deviation at (e) 28 GHz and (f) 26 GHz. 
Histogram graph of 3-dB bandwidth deviation for the case corresponding to maximum bandwidth standard deviation 
at (g) 28 GHz and (h) 26 GHz. 
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3.4 Conclusion 
A frequency tunable 360° analog CMOS phase shifter with an adjustable output amplitude has 
been presented. This phase shifter operates based on a vector summation technique and comprises 
of three stages including an active balun at the input and output and a phase shifter core which  
performs all the tasks of vector summation in a single block to save both the chip area and power 
consumption. The active baluns at the input and output of the phase shifter allow for single ended 
measurements and also provide input and output impedance matching, which enables operation of 
the phase shifter as a stand-alone IC. The phase shifter core includes an 𝑅-𝐶 PPF, generating 
quadrature signals, and several current steering variable gain amplifiers that are used to steer the 
quadrature currents in order to weight the amplitudes of the currents that are added at the output 
of the phase shifter core. This circuit allows for generating a signal with a tunable phase and 
amplitude while keeping the bias currents constant over the entire phase tuning range. This results 
in phase stability with respect to the input power level. The phase shifter has been designed and 
fabricated in 130-nm CMOS process. The chip occupies an area of 0.284 mm2 (excluding the pads) 



































360° 360° 360° 360° >90° 90° 360° <300° 360° 
Phase 
Resolution 




-3.5±4.5(4) -5±5 -4.5±2(6) -7±0.7(7) 7.6±0.22(8) -20±3 -13±2.6 -6.6±1 
Power 
(mW) 
27 92(5) N/A 110 15.4 6.6 Passive Passive Passive 
Area 
(mm2) 
0.284(2)/0.063(3) 2.16 0.722 1.646(2) 0.125(3) 0.161(3) 0.54(2) 0.365(3) 0.23(3) 
(1)3-dB bandwidth (2)Excluding the pads (3)Phase shifter core (4)Estimated from the measured results (5)Excluding the buffer (6)Average gain (7)At 57 
GHz (8) At 39 GHz. 
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and consumes 27 mW of power. The center frequency of operation can be tuned within 26−28 
GHz. The phase shifter’s instantaneous 3-dB bandwidth is also 3 GHz. The phase shifter, which 
exhibits a negligible gain variation over the phase tuning range, is a good candidate for automotive 













A new architecture for scalable phased arrays is presented. In this architecture, a vector 
summation technique is used in a new RF feed network in order to reduce the number of tunable 
phase shifters in the phased array. In the new phased array architecture, one tunable phase shifter 
and 𝑁 variable gain amplifiers adjust the signal phase and amplitude across the elements of an 𝑁-
element subarray. The technique allows a number of subarrays to be connected (in a series or 
parallel configuration) to form a larger array providing a narrow beamwidth. This chapter 
introduces the proposed architecture and provides the analytical formulation of the vector 
summation applied to the array feed network. This formulation allows for array’s optimal design 
through an optimization approach that maximizes scan range while limiting sidelobe levels and 
beamwidth. As a proof of principle, a four-element subarray is designed and its simulated 
performance is detailed.  
An eight-element symmetric transmit phased array consisting of two four-element subarrays 
is also designed, fabricated, and tested at the Ku-band based on the described method. The design 
procedure as well as the measurement results for the eight-element phased array are presented. The 
eight-element phased array controlled by two phase shifters and eight variable gain amplifiers 
provides approximately 37o of scan range. 
 69 
Vector summation technique has been utilized in several phased array architectures to provide 
a tunable phase shift at each antenna port of the phased array [47], [59] –[61]. In this technique, 
the amplitude ratio of two vectors with a specific phase difference is adjusted to control the vector 
sum phase. Based on the published work, utilizing vector summation technique in phased arrays 
requires at least two variable gain amplifiers per antenna element to adjust the vector sum phase 
(through adjusting the relative amplitude of the two vectors) and vector sum amplitude (to provide 
the required excitation to antenna elements). Therefore, in arrays utilizing conventional vector 
summation techniques, for each antenna element, two vectors with a specific phase difference are 
needed where the phase and magnitude of their sum are tuned using at least two variable gain 
amplifiers. In contrast, in the circuit configuration introduced in this chapter, signal phase and 
amplitude along an 𝑁-element subarray are adjusted by employing 𝑁 variable gain amplifiers and 
a single phase shifter (the phase shifter itself can be designed using a vector summation method). 
Therefore, the size and complexity of the phased array introduced in this chapter can be reduced 
as compared to other reported phased arrays employing vector summation technique [47], [59]–
[61].  
A variation of the described 𝑁-element subarray employing a single phase shifter and 𝑁 
number of variable gain amplifiers is also presented. In this variant, the number of active 
components and required control signals are reduced, resulting in further reduction of the array’s 
complexity at the cost of reduced scan range. The simulated performance of an eight-element 
phased array including two four-element subarrays with the proposed configuration are also 
shown.   
This chapter is organized as follows. Section 4.2 describes the architecture of the 𝑁-element 
subarray employing a single tunable phase shifter. Analysis of the 𝑁-element subarray is presented 
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in Section 4.3 followed by an optimum design procedure (based on particle swarm optimization 
algorithm) in Section 4.4. Simulation results showing the performance of a four-element subarray 
designed based on the particle swarm optimization algorithm are also presented in Section 4.4. 
Design of an eight-element phased array formed by two four-element subarrays is described in 
Section 4.5. Simulation and measurement results for the fabricated eight-element phased array 
operating over 12.4 –12.8 GHz are presented in Section 4.6. A similar phased array configuration 
with reduced number of both phase shifters and active components is also presented in Section 
4.7, and the simulation results for an eight-element phased array designed based on the proposed 
approach are shown. Concluding remarks are presented in Section 4.8. 
 
4.2 Description of the Phased Array Architecture with Reduced Complexity 
The block diagrams of Fig. 4.1 illustrate the proposed 𝑁-element subarray. As shown in Fig. 
4.1(a), the signal input to the transmit subarray is divided equally into two parts, one of which 
(𝑆𝑖𝑛1) is phase shifted and injected into an 𝑁-way divider. The 𝑁-way divider outputs; 𝑏1, 𝑏2, …, 
up to 𝑏𝑁 all have the same phase and magnitude. The other part (𝑆𝑖𝑛2), is amplified by an amplifier 
having a voltage gain of 𝐴1 and is added to 𝑏1 using a combiner. Along the subarray, the complex 
signals (vectors) 𝑎𝑖 and 𝑏𝑖 (𝑖 = 1, 2, …, and 𝑁), are added together in the same manner. The 
amplitudes of the vector sums (i.e. 𝑎𝑖 + 𝑏𝑖) are adjusted by using 𝑉𝐺𝐴𝑖s whose outputs are 
themselves divided into two equal signals. One signal, denoted by 𝑒𝑖, feeds the 𝑖th radiating 
element, while the other signal is amplified by an amplifier with a voltage gain of 𝐴𝑖+1 and added 
to 𝑏𝑖+1. Finally, the output of 𝑉𝐺𝐴𝑁 is fed into the 𝑁th radiating element (𝑒𝑁). The phase of the 
vector sums 𝑎𝑖 + 𝑏𝑖 (𝑖 = 1, 2, …., and 𝑁) are determined by 𝑎𝑖s’ and 𝑏𝑖s’ relative amplitudes and 
phases. In order to control the array’s beam, as the phase shifter is tuned, the gains of variable gain 
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amplifier (VGA)s are also adjusted to provide the required antenna excitation phases and 
amplitudes along the array.  
The architecture in Fig. 4.1(a) can be simply adapted for receive phased arrays by reversing 
the signal flow direction and interchanging the dividers and combiners, as shown in (b). 
 
4.3 Analysis of the 𝑵-Element Subarray Employing a Single Tunable Phase Shifter 
The circuit diagram for an 𝑁-element transmit subarray controlled by a single tunable phase 

















































Fig. 4.1. Block diagram of the proposed approach for designing an 𝑁-element subarray with a single phase shifter. 
(a) Transmit mode. (b) Receive mode [62]. 
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to divide the input signal into two parts, i.e. 𝑆𝑖𝑛1 and 𝑆𝑖𝑛2, that are in phase while |𝑆𝑖𝑛1| = 
𝑁1/2|𝑆𝑖𝑛2|. The signal denoted by 𝑆𝑖𝑛1 is phase shifted and fed to an 𝑁-way power divider which 
is designed to provide outputs with equal amplitudes and phases. Ideally, all 𝑏𝑖s have a phase 
difference 𝜑 (generated by the tunable phase shifter) with respect to 𝑆𝑖𝑛1 and 𝑆𝑖𝑛2. In this circuit, 
3-dB power combiners are utilized to add the two vectors, 𝑎𝑖 and 𝑏𝑖 (𝑖 = 1, 2, …, 𝑁) while 3-dB 
power splitters are used to divide the output of 𝑉𝐺𝐴𝑖s into two equal parts. Assuming a zero 
insertion phase for the gain blocks, divider/combiners, and interconnections, for now, the array 
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Fig. 4.2. The architecture of an N-element transmit subarray controlled by a single tunable phase shifter and N variable 
gain amplifier (VGA)s. 
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amplifiers, 𝑏𝑖s are equal to 𝑆𝑖𝑛2𝑒
𝑗𝜑, and 𝐴𝑖s are constant voltage gains. According to Eq. 4.1, the 
magnitude of 𝑒𝑖 is controlled by 𝑉𝐺𝐴𝑖. Assuming that 𝑆𝑖𝑛2 has a magnitude of one and a phase of 









)                                                                 
 
 𝜃𝑖 = 𝑡𝑎𝑛
−1(
sin(𝜑) + 𝐴𝑖  |𝑒𝑖−1| sin(𝜃𝑖−1)
 cos(𝜑) + 𝐴𝑖|𝑒𝑖−1| cos(𝜃𝑖−1)
)     (𝑖 = 2,… ,𝑁)                     (4.2)
 
Based on Eq. 4.2, phases of the signals exciting the antenna elements along the array are generally 
determined by the value of 𝜑, 𝐴𝑖s (𝑖 = 1, 2, …, 𝑁), and magnitudes of 𝑒𝑖s. The array’s beam is 
controlled by adjusting gains of variable gain amplifiers as the phase shift 𝜑 is tuned. Here, for 
simplicity and without loss of generality, the phase shifter is assumed to have no insertion loss. 
However, for a lossy phase shifter having an amplitude loss of 𝐿𝜑, the voltage gain of 𝐴1 can 
simply be adjusted to 𝐴1/𝐿𝜑 so that Eq. 4.2 remains valid. 
According to Eq. 4.2, when 𝜑 = 0o, 𝑒𝑖s have equal phases, providing a broadside beam (scan 
angle = 0o). For 𝜑 > 0o, the phase progression of the signals along the array is ascending, which 
results in scan angles of less than 0o. The scan angle is greater than 0o for 𝜑 < 0o since the signal 
phase progression along the array is descending. When the sign of 𝜑 is inverted, the phases of 𝑒𝑖s 
change sign as well. However, the magnitudes of 𝑒𝑖s do not change (based on Eq. 4.1). Therefore, 
the sign of the scan angle is inverted, while the other features of the array’s pattern remain the 
same. 
 
4.4 Optimum Design Procedure for the 𝑵-element Subarray 
The design goal for the 𝑁-element subarray in this work is to maximize the scan range for a 
given phase tuning range (−𝜑𝑚𝑎𝑥 ≤ 𝜑 ≤ 𝜑𝑚𝑎𝑥) while providing beamwidth and sidelobe levels 
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that are comparable to a uniformly-excited 𝑁-element phased array. To accomplish this, an 
optimization routine can be used to calculate the array parameters to achieve the design goals. The 
array factor is calculated as a function of 𝜑, gains of 𝐴𝑖s and variable gain amplifier (𝑉𝐺𝐴𝑖)s. An 
optimization approach based on particle swarm optimization2 introduced in [63], is utilized to 
determine the values for the array parameters to maximize the scan range. Particle swarm 
optimization has been utilized in the design of antennas and antenna arrays [64], [65] since it is a 
robust multidimensional optimization algorithm for finding the global maxima/minima in a 
complex problem (with multiple local maximums/minimums).  
Here, particle swarm optimization is used to perform the following: 
A. To find the optimum gains of 𝐴𝑖s (𝐴𝑖,𝑜𝑝𝑡s) and variable gain amplifiers (𝑉𝐺𝐴𝑖,𝑜𝑝𝑡) that 
maximize achievable scan angle, given 𝜑 = 𝜑𝑚𝑎𝑥.  
B. Given the optimum constant gain values (𝐴𝑖,𝑜𝑝𝑡s), found in part A, and a desired scan angle, 
to determine 𝜑 (-𝜑𝑚𝑎𝑥< 𝜑 < 𝜑𝑚𝑎𝑥) and a gain value for each variable gain amplifier.  
To perform the task A, scan angle for 𝜑 = 𝜑𝑚𝑎𝑥 is defined as the cost function, which should 
be maximized. In each step of the optimization procedure, the values of variables 𝐴𝑖s and 𝑉𝐺𝐴𝑖s, 
are set by the optimization algorithm, and the array factor is calculated based on these values. If 
the beamwidth and sidelobe levels of the calculated array factor turn out to be comparable to a 
                                                 
2 Particle swarm optimization algorithm is a multi-dimensional optimization routine that can optimize a function with 
multiple variables. Each variable should be given a specific range in which the optimal solution will be searched. The 
collection of the entire variables’ ranges defines a multi-dimensional space. In this space, a number of agents, each 
showing one location (set of values for the variables), are selected. The ultimate goal of the optimization is to find the 
best location in the space, showing the optimum values for the set of variables, that maximizes or minimizes a 
predefined function which is called cost function. At the beginning of the optimization routine, the agents are randomly 
moved to search the entire space for the optimum values of the variables. In the optimization procedure, the agents 
are systematically moved toward personal best (pbest) and global best (gbest), where pbest is the best location of a 
specific agent throughout its entire previous movements, and gbest is the best location found by the entire agents 
(swarm). After completion of the algorithm, the gbest location is the global minimum/maximum of the cost function. 
 75 
uniformly-excited phased array with the same number of elements, the scan angle can update the 
value of the cost function if it is larger than the cost function’s current value.  
To perform the task B, first, the constant gains of 𝐴𝑖s are set to 𝐴𝑖,𝑜𝑝𝑡s found in part A. Then, 
𝑀 number of equally spaced scan angles, within the range 0‒𝜃𝑚𝑎𝑥, are selected and denoted by 
𝜃𝑚, 𝑚 = 1, 2, …, 𝑀, and the values of 𝑉𝐺𝐴𝑖s and 𝜑 are optimized to generate a scan angle equal 
to (or with minimum error with respect to) 𝜃𝑚. Here, the cost function is defined as the error 
between the achievable scan angle and 𝜃𝑚, which should be minimized. In each step of the 
optimization procedure, the values of the variables 𝜑 and 𝑉𝐺𝐴𝑖s are set by the optimization 
algorithm, and the array factor and corresponding scan angle are calculated. If the beamwidth and 
sidelobe levels of the calculated array factor turn out to be comparable to a uniformly-excited 
phased array with the same number of elements, the scan angle can update the value of cost 
function if it is smaller than the cost function’s current value. (MATLAB codes that utilize particle 
swarm optimization algorithm to perform tasks A and B are provided in Appendix II.) 
As an example, a four-element subarray is designed using the described optimization 
procedure. The optimization goals are set such that the array’s half-power beamwidth is 
comparable to a uniformly-excited four-element array (with less than 10% error) while the sidelobe 
levels are kept below -11 dB (theoretical sidelobe level for a four-element uniformly-excited array 
is -11.3 dB). The variation range for 𝜑 is set to -170o to 170o.  
Based on the optimization results, the maximum achievable scan angle of 32.5o is obtained by 
setting the voltage gains 𝐴𝑖,𝑜𝑝𝑡s (𝑖 = 1, 2, 3, and 4) to 6.41, 1.31, 0.16, and -1.08, respectively 
(𝐴4,𝑜𝑝𝑡 is an inverting gain). 
Fig. 4.3 shows the optimum values for 𝜑 and gain of each variable gain amplifier generating 
scan angles within the range -32.5o to +32.5o (maximum of 65° scan range). As shown in Fig. 4.3, 
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scan angle varies approximately linearly with 𝜑. However, it is observed that the optimized gain 
of the variable gain amplifiers do not vary monotonically versus scan angle. Since it is desirable 
to make the gain variation of the variable gain amplifiers a monotonic function of scan angle, 
 
Fig. 4.3. Optimized values for 𝜙 and optimized and interpolated values for voltage gains of variable gain amplifier 
(VGA)s versus scan angle (circles: optimized values). 
 
Fig. 4.4. Array factor of the four-element subarray at different scan angles. 
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thereby simplifying their control circuity, a spline interpolation is applied to the optimization 
results for the gains of variable gain amplifiers, and the interpolated values are also shown in Fig. 
4.3. The array factor for the subarray at different scan angles is shown in Fig. 4.4. As can be seen, 
the array gain is relatively constant over the entire scan range. The sidelobe level versus scan angle 
is shown in Fig. 4.5(a). Fig. 4.5(b) compares the absolute value of the difference between half-
power beamwidth for the four-element subarray and that of a uniformly-excited four-element array 
at the same scan angle. This difference is denoted by half-power beamwidth (HPBW) error. The 
results shown in Fig. 4.5(a) and (b) confirm that after interpolating the gains of variable gain 






Fig. 4.5. (a) Sidelobe level (SLL) of the four-element subarray versus scan angle. (b) The difference between the half-
power beamwidth of the four-element subarray and that of a uniformly-excited four-element array with the same scan 
angle (HPBW error). 
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In general, the scan range for the described circuit decreases as the subarray size (number of 
elements) increases. This is due to the fact that the excitation phases of the antenna elements across 
the subarray are derived from a single phase shifter in the feed network. 
To increase the array size while maintaining the scan range, a number of subarrays can be 
connected in parallel or series to form a larger array, as shown in Fig. 4.6. In this case, tunable 
phase shifters denoted by 𝜑𝑖𝑛𝑡 (in Fig. 4.6) are inserted to maintain the correct phase progression 
among the subarrays.  
In this work, an eight-element symmetric phased array is designed and fabricated at Ku-band 
by using two four-element subarrays. 
The eight-element phased array, described in Section 4.5, is controlled by two tunable phase 
shifters and eight variable gain amplifiers. Multiple eight-element phased arrays can be connected 
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Fig. 4.6. (a) The structure of a large phased array that is formed by connecting 𝑁-element subarrays in parallel. (b) 
The structure of a large phased array that is formed by serially connecting 𝑁-element subarrays. 
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4.5 Design of an Eight-Element Phased Array Employing Two Four-Element Subarrays 
The circuit diagram for the eight-element symmetric phased array, designed at the Ku-band, is 
shown in Fig. 4.7. The input signal is equally divided between two subarrays by utilizing a 
Wilkinson power divider. A number of branch-line couplers with different coupling factors are 
used to form the main divider in the circuit. The coupling factor for each branch-line coupler is 
noted in Fig. 4.7. The Wilkinson power combiner/dividers used in Fig. 4.7 are all 3 dB splitters.  
Hittite HMC-932LP4E is selected as a phase shifter for the circuit due to its minimal insertion 
loss variation versus phase shift. For variable gain amplifiers, MACOM MAAM-011100 is 
selected due to its compact size as well as small insertion phase variation versus gain. The S-
parameters of HMC-932LP4E and MAAM-011100 were measured and the obtained data were 
used in circuit simulations. Based on the measured data, the phase shifter provides -170o to 170o 
phase shift, by tuning its control voltage from 0.08 V to 9.47 V. Furthermore, the gain of the 
variable gain amplifier can be tuned from -24.3 dB to +7.9 dB when its control voltage is varied 














Fig. 4.7. Circuit diagram for an eight-element symmetric phased array consisting of two four-element subarrays [62]. 
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Particle swarm optimization algorithm is used to find the 𝐴𝑖,𝑜𝑝𝑡s (𝑖 = 1, 2, 3, and 4) that 
maximize the scan range given -170° ≤ 𝜑 ≤ 170o while variable gain amplifiers operate within 
their measured tunable gain range. As a part of the design criteria, the sidelobe levels are kept 
below -12.5 dB while the array’s half-power beamwidth has less than 10% error as compared to a 
uniformly-excited array of the same size. Based on the optimization results, the maximum 
achievable scan range is 42o (±21o) and 𝐴𝑖,𝑜𝑝𝑡s (𝑖 = 1, 2, 3, and 4) are equal to 1.42, 2.11, 0.74, and 
-1.85 respectively (𝐴4,𝑜𝑝𝑡 is an inverting gain). Furthermore, particle swarm optimization was used 
to generate the values for the phase shifts and gains of the variable gain amplifier  
resulting in different scan angles. To simplify the control of the phased array, the gains of the 
variable gain amplifiers obtained through optimization are interpolated such that their values are 
monotonic functions of scan angle. 
4.6 Simulation and Measurement Results 
To simulate the circuit shown in Fig. 4.7, the de-embedded S-parameters of the variable gain 
amplifier MAAM 011100 and the phase shifter HMC 932LP4E are used in Keysight Advanced 
Design System (ADS) simulator. The passive components (couplers, Wilkinson power 
divider/combiners, and transmission lines) are simulated using ADS momentum and their S-
parameters are imported to the schematic environment of ADS. In the final simulation, all the 
losses of the transmission lines, insertion phases of divider/combiners and interconnections, the 
insertion phases of the gain blocks as a function of their gains, the insertion losses of phase shifters 
as a function of their phase shifts, and the finite input and output return losses of all components 
have been accounted for. 
The gains and phase shifts values are tuned to maximize the scan range while the main 
optimization goals specified before are satisfied over the scan range. The final values for 𝐴1, 𝐴2, 
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𝐴3, and 𝐴4 are respectively equal to 1.64, 2.45, 0.7, and -1.76. The inverting gain 𝐴4 is realized 
by connecting one MAAM-011100 amplifier to a half-wavelength transmission line (at the center 
frequency of operation).  
Fig. 4.8 shows the photograph of the fabricated eight-element phased array on Rogers RO4003 
substrate with thickness of 20 mils. In this circuit, the spacing between the output ports is half-
wavelength (in free pace) at the center frequency of operation (12.6 GHz). The bias voltages for 
gain blocks (MAAM-011100) are 𝑉𝐷 = +5 V, and 𝑉𝐺 = -0.5 V provided by the dc voltage lines as 
shown in Fig. 4.8. The control voltages for the variable gain amplifiers vary from -1.01 V to -0.19 
V. The control voltages for the phase shifters (Hittite HMC932LP4E) vary from 0.08 V to 9.47 V. 
The required control voltages for the gain blocks and the phase shifters are generated by using 
potentiometers connected to the dc voltage lines as shown in Fig. 4.8. The gain blocks are 
connected to the transmission lines by dc-decoupling capacitors. Furthermore, the phase shifters 
have internal dc-decoupling capacitors. The phased array circuit is stable at all frequencies. 
 
Fig. 4.8. Photograph of the fabricated eight-element phased array [62]. 
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In measurements, to steer the array’s main beam, the control voltage of the phase shifters and 
variable gain amplifiers are initially set to the original values used in the circuit simulations. The 
array S-parameters are measured between the input port and each of the antenna ports (using a 
vector network analyzer) while the rest of the output ports are terminated with 50 Ω loads. Based 
on the measured S-parameters, the array factor is then calculated using a MATLAB code. The 
control voltage of the phase shifter is tuned to adjust the scan angle. Control voltages of the variable 
gain amplifiers are also tuned to adjust the half-power beamwidth and sidelobe levels. Each set of 
control voltages for phase shifters and variable gain amplifiers correspond to specific phase shift 
and gain values (considering the measured S-parameters for Hittite HMC932LP4E phase shifter 
and MACOM MAAM-011100 variable gain amplifier). Fig. 4.9 and Fig. 4.10 show the 
comparison between the measurement and circuit simulation results for 𝜑 and voltage gains of 
variable gain amplifiers versus scan angle, respectively. As shown in Fig. 4.9, the achievable scan 
range is 40o (±20o) in the simulation results while the measured scan range is 36o (from -18o to 
+18.5o). The simulated variation range for the gains of variable gain amplifiers is less than 13 dB 
which is very close to the measured gain variation range for variable gain amplifiers (14 dB) as 
shown in Fig. 4.10. 
The simulated and measured array factors at 12.4 GHz, 12.6 GHz, and 12.8 GHz are compared 
in Fig. 4.11(a) and (b). The simulated array factors for scan angles of 0o, ±10o, and ±20o are shown 
in Fig. 4.11(a). The measured array factors corresponding to scan angles of 0o, ±10o, -18o, and 
+18.5o are shown in Fig. 4.11(b). The simulated and measured sidelobe levels are less than -11.4 
dB and -9 dB, respectively, over the band 12.4–12.8 GHz. In general, serially fed arrays exhibit 
frequency scanning (beam squint). By using symmetrically connected serially-fed arrays, this issue 
is largely addressed [66]. Furthermore, one can use several different negative group delay circuits 
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reported in the literature [67] –[69] to reduce or eliminate frequency scanning in serially fed phased 
arrays. In this work, the beam squint is less than ±1o within the range 12.4–12.8 GHz. It should 
also be noted that the array factor at the scan angle of 0o is slightly smaller than the array factor at 
other scan angles (Fig. 4.11). This is due to the fact that the gains of the variable gain amplifiers 
were approximated through an interpolation (applied to the optimized gain values obtained by 
using particle swarm optimization). 
 
Fig. 4.9. Simulation and measurement results for 𝜙 versus scan angle. 
 
Fig. 4.10. Simulation and measurement results for the voltage gains of variable gain amplifier (VGA)s versus scan 
angle. 
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The simulated and measured input return loss of the eight-element phased array (for the same 
scan angles as in Fig. 4.11) are shown in Fig. 4.12(a) and (b), respectively. As can be seen, the 





Fig. 4.11. Array factor for the eight-element phased array. (a) Simulation results. (b) Measurement results. (12.4 GHz: 
dotted line, 12.6 GHz: solid line, and 12.8 GHz: dashed line). 
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As mentioned before, the array was characterized at each port while other ports were 
terminated with matched loads. The effect of coupling between array ports on its performance has 
also been investigated based on circuit simulations. The simulation results show that for the 
coupling levels of less than -10 dB between the adjacent ports (coupling phase was varied from     





Fig. 4.12. Input return loss vs. frequency for the eight-element phased array. (a) Simulation results. (b) Measurement 
results.  
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as compared to the case where there is no coupling between the antenna ports.  Furthermore, under 
this condition, array’s sidelobe levels remain below -10 dB. It should be mentioned that often 
amplifiers are placed before the antennas in an array, which significantly reduces the effect of 
coupling on the weights of phased array elements. 
The performance of the phase array presented in this chapter is summarized and compared with 
the published results from several recent phased arrays with a reduced number of phase shifters in 
Table 4.1. As compared to other phased arrays referenced in Table 4.1, the phased array in this 
work provides the largest value for scan range while having the smallest ratio of the number of 
phase shifters to the number of array elements.  
4.7 Further Simplification of the Phased Array Architecture 
It is possible to further reduce the phased arrays’ front-end complexity through further 
reduction of the number of active components within the phased array, as shown in Fig. 4.13 [73]. 
This comes at the cost of reduced scan range and control over the array factor. The circuit 
architecture of Fig. 4.13 shows a variation of Fig. 4.1, where the excitation signal of the first 
antenna port is directly from the input signal of the subarray, while signals at other antenna ports 
are generated using a vector sum approach like the architecture of Fig. 4.1.  
The operation of the new phased array is described here. A four-element subarray with the 
architecture of Fig. 4.13 is designed in ADS. The vector sum block 𝑆𝑖 (𝑖 = 1, 2, and 3) has two 
Table 4.1. Comparison between phased arrays with a reduced number of phase shifters 
Reference This work [28] [70] [71] [72] 
Number of Elements 8 30 3x3 5 8 
Number of Phase Shifters 2 12 4 2 2 
Center Frequency (GHz) 12.6 7.9 28 77 2 
Scan Range (degree) 37 28 29 16 25 
Max. Sidelobe level (dB) -9 -15 -9.5 -15 -10 
Half-power Beamwidth 14.75 4.1 34 16 N.A. 
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input vectors: 𝑎𝑖 and 𝑏𝑖. The feed network is designed such that all 𝑏𝑖s have the same magnitude 
(𝐵) and phase while they have a phase difference of 𝜙 (generated by the phase shifter) with respect 
to the input signal. The signals denoted by 𝑎𝑖s are generated by the constant gain stage, 𝐴𝑖, which 
amplifies the signal at the ith antenna port, 𝐸𝑖. Variable gain amplifiers are employed to equalize 
the magnitude of the signals at the antenna ports.  
Considering the signal at the first antenna port, 𝐸1, as a reference signal with a magnitude of one 
and a phase of zero degrees, the values of signals 𝑒1 to 𝑒4 are given by: 
{
𝑒1 = 1𝑒
𝑗0                                                                                                     
                          
𝑒𝑖 = 𝑉𝐺𝐴𝑖−1(𝐵𝑒
𝑗𝜑 + 𝐴𝑖−1𝑒
𝑗𝜃𝑖−1),     (𝑖 = 2, 3, 4)                            
(4.3) 
 
where 𝜃2 and 𝜃3 are phase of the excitation signals at the second and the third antenna ports, 
respectively, and are given by Eqs. (4.4) and (4.5).  
𝜃2 = 𝑡𝑎𝑛
−1(
 𝐵1 𝑠𝑖𝑛 (𝛷))
(𝐴1 + 𝐵1 𝑐𝑜𝑠 (𝛷))
)                                                 (4.4) 
𝜃3 = 𝑡𝑎𝑛
−1(
(𝐴2 𝑠𝑖𝑛(𝜃2) + 𝐵2 𝑠𝑖𝑛 (𝛷))
(𝐴2 𝑐𝑜𝑠(𝜃2) + 𝐵2 𝑐𝑜𝑠 (𝛷))
)                                        (4.5) 
Phase of the excitation signal at the fourth antenna port, θ4, is given by Eq. (4.6). 
𝜃4 = 𝑡𝑎𝑛
−1 (
(𝐴3 𝑠𝑖𝑛(𝜃3) + 𝐵3 sin (𝛷))
(𝐴3 𝑐𝑜𝑠(𝜃3) + 𝐵3 cos (𝛷))
) .                                        (4.6) 
Beam steering can be achieved by controlling only the phase shift 𝜑 while the gains of 𝐴𝑖  (𝑖 =
2, 3, 4) are set to constant optimum values resulting in maximum scan range.  
An eight-element symmetric phased array comprising of two identical four-element subarrays 


























Fig. 4.13. Architecture of the proposed 𝑁-element subarray using a single phase shifter and (𝑁-1) variable gain 
amplifier (VGA)s. 
 
Fig. 4.14. Circuit diagram of the proposed eight-element phased array controlled by two phase shifters and six variable 
gain amplifiers. 
 
Fig. 4.15. Simulated normalized array factors for the eight-element array at 12.4 GHz (dotted line), 12.6 GHz (solid 
line), and 12.8 GHz (dashed line). 



































The phased array, shown in Fig. 4.14, is designed on a Rogers RO4003 substrate with 20 mil 
thickness. The utilized variable gain amplifiers are MACOM MAAM 011100 and the phase 
shifters are Hittite HMC 932LP4E. 
Fig. 4.15 shows the simulation results for the normalized array factor of the phased array at 
12.4 GHz, 12.6 GHz, and 12.8 GHz at various scan angles.  The phased array provides 33° of scan 
range (from -16.5° to +16.5°). The beam squint is less than 1° within the scan range and the 
specified bandwidth (12.4‒12.8 GHz).  Simulation results show that sidelobe level is lower than  
-13 dB at broadside, and it approaches -7.2 dB at the scan angles of ±16.5 degrees. The main reason 
for degradation of sidelobe levels at higher scan angles is that the excitation phase of the signals 
at the fourth and fifth antenna ports (first antenna port in each subarray) are equal for all values of 
𝜑. Consequently, sidelobe level increases for higher scan angles. One can taper the magnitude of 
the signals at the antenna ports to achieve better sidelobe levels.  
4.8 Conclusion 
A new architecture has been devised for scalable phased arrays with reduced number of phase 
shifters. This architecture incorporates vector summation into a new feed network to adjust the 
signal phase distribution across the array elements with a reduced number of phase shifters. As a 
result, the presented phased arrays have less complexity and require fewer control signals as 
compared to the conventional phased array design approaches. An eight-element transmit phased 
array controlled by two tunable phase shifters and eight variable gain amplifiers has been designed, 
fabricated, and measured at the Ku-band. The measurement results show that the phased array 
provides approximately 37o of scan range at the center frequency of 12.6 GHz. The measured input 
return loss is better than 15 dB and sidelobe levels are lower than -9 dB over the operation band 
and scan range. It is also shown that the presented phased array architecture with reduced number 
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of phase shifters can be further simplified through the reduction of the number of active 
components, but at the cost of smaller scan range. An eight-element phased array with reduced 
number of phase shifters and active components has been designed and its performance has been 
presented. The described phased array architectures are promising candidates for limited-scan 
applications where the major concern is the low-complexity of the system such as in long-range 
radars for automotive industry. 
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Chapter 5: A Low-Complexity Wide-Scan Integrated Phased Array  
 
5.1 Introduction 
In this chapter, a new circuit for a wide-scan, scalable, integrated phased array transmitter is 
presented. In this circuit architecture, the array’s control complexity is reduced by decreasing the 
number of phase shifters and their associated control signals. To reduce the number of phase 
shifters, phase shifting function is integrated into the feed network of a scalable subarray by 
incorporating vector summation in the feed network. A number of subarrays can be connected to 
form a large array, providing a narrow beam.  
As a proof of concept, an eight-element symmetric phased array comprised of two four-
element subarrays is designed at K band and fabricated using 130-nm CMOS process. The phased 
array employs four phase shifters and provides ±15° of continuous scan range (which corresponds 
to an average inter-element phase difference of approximately ±45°) with less than -10 dB of 
sidelobe levels. The half power beamwidth has less than 5% error compared to the beamwidth of 
an eight-element uniformly-excited array with the same scan angle. To increase the scan range up 
to ±90° (corresponding to an inter-element phase difference of ±180°), a quadrature signal 
generator network in conjunction with quadrant selector switches are used at each channel. Here, 
the total number of phase shifters and their corresponding control signals are reduced by a factor 
of two as compared to conventional phased arrays which use one phase shifter per radiating 
element. The eight-element phased array provides ±90° of scan range with less than 15% of half 
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power beamwidth error compared to an eight-element uniformly-excited array and sidelobe levels 
smaller than -9 dB while consuming 680 mW of dc power and occupying a chip area of 6.64 mm2.  
This chapter is organized as follows. The operation principle of the scalable subarray with 
reduced number of phase shifters is described in Section 5.2. Design of the wide-scan, scalable, 
eight-element phased array is presented in Section 5.3. Simulation and measurement results are 
provided in Section 5.4 followed by the discussion and conclusion in Section 5.5. 
 
5.2 Operating Principle for the Low-Complexity Scalable Subarray  
Block diagram of an 𝑵-element transmit subarray employing a single phase shifter is presented 
in Fig. 5.1 [74]. In this architecture, the signal at each radiating-element (𝒆𝒊) is the vector-sum of 
two signal components, 𝒂𝒊 and 𝒃𝒊 (𝒊 = 1, 2, …, 𝑵), generated by distributing the input signal 
through two feed networks with a phase difference of 𝝋 and unequal power distribution. Assuming 
a phase of zero degrees for 𝒂𝒊s and a phase of 𝝋 for 𝒃𝒊s, the phase and magnitude of the signal at 



















Fig. 5.1. Block diagram of a transmit subarray employing a single phase shifter. 
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According to Eqs. (5.1) and (5.2), the signal phase and amplitude at each radiating element 
depends on the amplitudes of |𝒂𝒊|s and |𝒃𝒊|s as well as their phase difference (𝝋). For a simple 
control of beamforming and beam steering, the amplitudes of |𝒂𝒊|s and |𝒃𝒊|s are set to be constant, 
while 𝝋 is varied to control the amplitudes and phases of 𝒆𝒊s. The selected values for |𝒂𝒊|s and 
|𝒃𝒊|s highly impact the phased array’s characteristics. In this work, |𝒂𝒊|s and |𝒃𝒊|s are optimized 
for the maximum scan range with limited sidelobe level and half power beamwidth. 
It should be noted that since the excitation phases of the antenna elements across the subarray 
are derived from a single phase shifter, this phased array architecture provides a limited scan range, 
i.e. the scan range is reduced as the number of elements (𝑵) in this architecture increases. Based 
on the optimization results, the maximum achievable scan range with sidelobe levels smaller than 
-10 dB and half power beamwidth error of less than 5% (compared to a uniformly-excited array) 
is approximately ±9.5°, ±7°, ±5°, and ±4.5° for a four, six, eight, and ten element subarray. To 
increase the number of array elements (in order to provide a narrow beamwidth) while maintaining 
the scan range, several smaller subarrays must be employed to form a large phased array.  
To design a scalable subarray, one phase shifter is added to the architecture of Fig. 5.1 as shown 
in Fig. 5.2. This extra phase shifter allows for maintaining correct phase progression among 
















In this work, an eight-element phased array is formed by symmetric connection of two four-
element subarrays, as shown in Fig. 5.4. To design the eight-element phased array for the 
maximum scan range while limiting sidelobe level and half power beamwidth, first, array factor 
is calculated as a function of the design parameters which are the weights of the signals with phases 
of 𝝓𝟏 and 𝝓𝟐. The array factor is given by Eq. 5.3.  
𝐴𝐹 = ∑ 𝑒𝑘𝑅
𝑘=4
𝑘=1 𝑒
𝑗(𝑘−1)𝜋 sin(𝜃) + ∑ 𝑒𝑘𝐿
𝑘=4
𝑘=1 𝑒
𝑗(8−𝑘)𝜋 sin(𝜃),                               (5.3) 
where 𝑒𝑘𝑅 and 𝑒𝑘𝐿 (k = 1, 2, 3, and 4) represent the excitations of the right and left side four-
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Fig. 5.4. Configuration of the eight-element phased array that is formed by symmetric connection of two four-element 
subarrays. 
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For the eight-element phased array in this chapter, 𝑎3, 𝑏3, 𝑎4, and 𝑏4 are set to be equal to 𝑏2, 
𝑎2, 𝑏1, and 𝑎1, respectivley. By substituting Eq. (5.4) into Eq. (5.3), array factor will be a function 
of the signal weights (|𝑎𝑖| and |𝑏𝑖|, i=1 and 2) and phases (𝜑1 and 𝜑2). A particle swarm 
optimization routine is utilized to provide the optimum values of |𝑎𝑖| and |𝑏𝑖| (i=1 and 2) that 
allow for maximum scan range with limited sidelobe levels and half power beamwidth as the 
relative phase between the phase shifters (𝜑2-𝜑1) is varied. Based on the utilized optimization 
procedure, the optimum values of |𝑎1|, |𝑎2|, |𝑏1|, and |𝑏2| which allow for maximum scan range 





 Fig. 5.5. (a) Scan angle and (b) sidelobe level (SLL) of the phased array discussed in this chapter. 
 96 
respectively. For the optimum values of |𝑎1|, |𝑎2|, |𝑏1|, and |𝑏2|, the scan range is from -15° to 
15° and sidelobe levels are less than -10 dB for |𝜑2 − 𝜑1|<147°, as shown in Fig. 5.5.  
The half power beamwidth of the eight-element array with optimum values of |𝑎1|, |𝑎2|, |𝑏1|, 
and |𝑏2| is nearly equal to the beamwidth of a uniformly-excited eight-element array, as shown in 
Fig. 5.6. The difference between the half power beamwidth of the eight-element array and that of 
a uniformly-excited eight-element array is less than 5 %.  
The scan range can then be extended to ±90° by coarse tuning of the inter-element phase 
differences by increments of 90° (0°, 90°, 180°, and 270°) through the use of quadrature signal 
generation network along with quadrant and polarity selector switches in each transmitter channel. 
5.3 Design of the Wide-Scan Eight-Element Phased Array Operating at K Band 
5.3.1 Phased Array Configuration 
The block diagram of the wide-scan scalable eight-element phased array operating at K-band 
is shown in Fig. 5.7. The input signal is divided into two equal single-ended signals using an active 
divider. Each of these two signals is fed into a four-element scalable subarray. The signals input 
to the subarrays are converted to differential signals using single-ended to differential signal 
 
Fig. 5.6. The difference between half power beamwidth of the phased array discussed in this chapter and that of a 
uniformly-excited eight-element array with the same scan angle (HPBW error). 
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converter (S2D), and the differential signals are then fed into the subarray core which includes 
fully differential vector modulator phase shifters along with the feed network of Fig. 5.2 described 
in Section 5.2. In the subarray core, the phase shifters’ outputs (with a specific relative phase and 
amplitude) are fed into a feed network which utilizes a vector summation technique to integrate 
phase-shifting function into the feed (as shown in the block diagram of Fig. 5.2).  
The differential signals at the output of the subarray core pass through the quadrature signal 
generation networks with quadrant selector switches that provide coarse tuning of scan range. The 
outputs of the quadrature generation networks are then converted back into single-ended signals 
using active differential to single-ended signal converters (D2S). The single-ended signals at the 
outputs of the differential to single-ended signal converter blocks pass through two stages of gain 























































































Fig. 5.7. Block diagram of the wide-scan, scalable, eight-element phased array operating at K-band. 
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5.3.2 Circuit Architecture of the Phased Array 
In this sub-section, circuit diagrams and design of the phased array’s blocks are presented.  
Fig. 5.8 shows the circuit diagram of the input active divider which also provides input matching. 
The input wirebond along with the switched capacitors 𝐶𝑆𝑊1𝑖𝑛 and 𝐶𝑆𝑊2𝑖𝑛, the inductor 𝐿𝑀, and 
the transistor 𝑀1 form the input matching network. The wirebond is modeled in HFSS and its  
S-parameters are used for the design of the input matching network. The switched capacitors are 
used to allow for tuning the center frequency of the band where input matching is satisfied. In the 
active divider, the input voltage signal is converted into equal output current signals 𝑖𝑂1 and 𝑖𝑂2 
using a transconductance stage including the common-source transistor 𝑀1 in conjunction with the 
cascode transistors 𝑀2, 𝑀3, 𝑀4 and 𝑀5. The current signals 𝑖𝑂1 and 𝑖𝑂2 flow through the output 
inductive loads (denoted by 𝐿𝑃) and generate equal voltage signals, 𝑂1 and 𝑂2, each being fed into 
one subarray.  
An active single-ended to differential signal converter with the circuit diagram of Fig. 5.9 is 
used as the first stage of each subarray. In this single-ended to differential signal converter, the 
input signal passes through a common-source stage formed by 𝑀1 to reach node X and is 
subsequently fed into a common-gate stage (formed by 𝑀3 and 𝑀4) in parallel with a cascode stage 
(formed by 𝑀2 and 𝑀5), which are non-inverting and inverting ampliers, respectively. Due to the 
presence of the common-source transistor 𝑀1 at the input of the single-ended to differential signal 
converter, it presents a relatively high impedance to its preceding stage, thereby not reducing the 
gain of the preceding stage due to the loading effects. The differential signals 𝑣o
+ and 𝑣o
− at the 
output of the single-ended to differential signal converter are then fed into the subarray core which 
includes two vector modulator phase shifters with the circuit diagram of Fig. 5.10 (the same 
architecture as the phase shifter core presented in Chapter 3) and an active feed network with the 
 99 
circuit diagram of Fig. 5.11.  The operation principle of the utilized phase shifters, providing 360° 


































































Fig. 5.9. Circuit diagram for the active balun at the input of each subarray. 
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differential signals of the phase shifters are fed into the active feed network which operates based 
on the described approach in Section 5.2.  The feed network has two differential inputs with a 
relative phase of 𝜑 (set by the difference between the insertion phase of the phase shifters) and 
four differential outputs that are generated by the vector-sum of the two inputs with different 
weights. As shown in the circuit diagram of Fig. 5.11, each of the two differential inputs are fed 
into a gm-cell converting the input differential voltage signals to differential currents. 
Subsequently, each current signal is unequally divided between four cascode transistors with 
different sizes (unequal current distribution network). The relative size of the cascode transistors 
controls the relative weight of their drain-source currents (𝑖e1 − 𝑖e4) which should be equal to the 
optimum values for |𝑎|𝑖s and |𝑏𝑖|s (𝑖 = 1, 2, 3, and 4) in Eqs. (5.1) and (5.2). To satisfy the optimum 
































Fig. 5.10. Circuit diagram for the 360° phase shifter with an adjustable output amplitude. 
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, respectively.   
 The weighted current signals passing through the current distribution network are then added 
to generate vector sum signals across the subarray.  
To improve matching between the transistors in the current distribution network, their length 
are set to 0.18 μm, rather than 0.12 μm, and their widths are also set through adjusting the number 
of fingers for a unit size transistor (here 3𝜇𝑚 width per finger). 
The polarities of the vector sum signals 𝑖e1 − 𝑖e4 are then selected by several switched 
transistors that are controlled by the complementary signals generated through inverter stages.  
Each of the four differential outputs of the feed network (which are also the outputs of the 





































































































































































Fig. 5.11. Circuit diagram of the active feed network for the proposed phased array. 
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in Fig. 5.12. The quadrature generation network allows for coarse tuning of the excitation phase 
and inter-element phase differences. In this block, the identical transistors 𝑀1 and 𝑀2 along with 





switched transistors 𝑀3 – 𝑀10, controlled by the complementary signals 𝑆𝑊𝐼 and 𝑆𝑊𝑄, are also 
used to select the quadrant of the differential current signals flowing into the output load. When 
𝑆𝑊𝐼 is high, the current signals 𝑖I
+ and 𝑖I
− pass through the output load, and when 𝑆𝑊𝐼 is low (𝑆𝑊𝑄 
is high), the current signals 𝑖Q
+ and 𝑖Q
− pass through the outptus. The quadrant selector switches in 
Fig. 5.12 along with the polarity selector switches in Fig. 5.11 allow for coarse tuning of the inter-
element phase differences by 0°, 90°, 180°, and 270°. The differential outputs of the quadrature 
generation network are fed into a differential to single-ended signal converter with the circuit 
diagram of Fig. 5.13. In the proposed differential to single-ended signal converter, the input signals 
𝑣in
+  and 𝑣in
−  pass through a common-source stage to reach the nodes X and Y, respectively. In order 
to generate similar response from 𝑣in
+  to the node X and 𝑣in
−  to the node Y, a diode-connected 
configuration is used for 𝑀5. The signals at the nodes X and Y pass though a cascode stage (formed 
by 𝑀6 and 𝑀7) and a common-gate stage (formed by 𝑀2 and 𝑀3), respectively, to reach the output. 
Therefore, the differential to single-ended signal converter inverts and amplifies 𝑣in
− , however, 𝑣in
+  
is amplified but not inverted by the converter. In the described circuit, a common-source stage is 
selected for the input so that the differential to single-ended signal converter can have a high input 
impedance thereby not reducing the gain of its preceding stage due to the loading effects. The 
single-ended output of the differential to single-ended signal converter is fed into two stages of 
amplifiers shown in Fig. 5.14 to generate the antenna’s excitation signal. The amplifiers in Fig. 
5.14 have a cascode configuration and provide an overall gain of approximately 11.5 dB at 24 
GHz. The second stage of amplifier includes an output matching network comprising of the output 
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wirebond model, switched capacitors 𝐶𝑆𝑊1 and 𝐶𝑆𝑊2, the inductor 𝐿𝑃, and the transistor 𝑀2.  The 













































































Fig. 5.13. Circuit diagram for the proposed differential to single-ended signal converter. 
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matching network. The switched capacitors 𝐶𝑆𝑊1 and 𝐶𝑆𝑊2 are used to allow for tuning the center 
frequency of the output matching network. 
 It should be noted that in this phased array, each subarray employs two vector modulator phase 
shifters that provide 360º of phase tuning with an adjustable output amplitude. Gain tunability of 
the utilized phase shifters allows for maintainig the maximum value of array factor as the scan 



















































Fig. 5.14. Circuit diagrams for (a) the first stage and (b) the second stage amplifier at the output of each channel. 
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to generate a desired array factor even with the presence of errors which can be due to different 
reasons such as device mismatch, variations of process, voltage, and temperature, limited accuracy 
of EM modeling, and PCB fabrication errors.  
5.4 Simulation and Measurement Results 
The simulated insertion phase, gain, input and output reflection coefficient of the eight-element 
phased array versus frequency as well as the normalized array factor at 24 GHz at the scan angles 
of 0°, ±5°, ±10°, and ±15° are shown in Figs. 5.15–5.21. Array factor is calculated using a 
MATLAB code which utilizes the simulated S-parameters. The distribution of the signal phase 
and amplitude across the desinged array synthesizes array factors satisfying the specified criteria 
on the sidelobelevels and half power beamwidth. The array factors shown in Figs. 5.15–5.21 
(providing ±15° of scan range) are obtained by adjusting only eight analog signals that are used to 
control the insertion phase and gain of four vector modulator phase shifters in the feed network. 
According to Figs. 5.15–5.21, the input and output reflection coefficients are smaller than  
-10 dB within 23-24.5 GHz. Due to the multiple switched capacitors employed in the matching 
networks, the center frequency of the input and output matching networks can be tuned, as shown 
in Fig. 5.22.  
The simulation results showing the normalized array factor at different scan angles within ±90° 
are provided in Fig. 5.23. The scan angles below -15° and above 15° are obained by adjusting the 








(a)                                                                               (b) 
 
(c)                                                                               (d) 
Fig. 5.15. Simulated frequency response of the eight-element phased array at the scan angle of 0° (a) Gain and (b) 
Insertion phase versus frequency for different channels within the array. (c) Input reflection coefficient and output 
reflection coefficient of the phased array versus frequency at different channels within the array. (d) Normalized array 




(a)                                                                               (b) 
 
(c)                                                                               (d) 
Fig. 5.16. Simulated frequency response of the eight-element phased array at the scan angle of 5°. (a) Gain and (b) 
Insertion phase versus frequency for different channels within the array. (c) Input reflection coefficient and output 
reflection coefficient of the phased array versus frequency at different channels within the array. (d) Normalized array 
factor at 24 GHz. 
 
 
(a)                                                                               (b) 
 
(c)                                                                               (d) 
Fig. 5.17. Simulated frequency response of the eight-element phased array at the scan angle of -5°. (a) Gain and (b) 
Insertion phase versus frequency for different channels within the array. (c) Input reflection coefficient and output 
reflection coefficient of the phased array versus frequency at different channels within the array. (d) Normalized array 




(a)                                                                               (b) 
 
(c)                                                                               (d) 
Fig. 5.18. Simulated frequency response of the eight-element phased array at the scan angle of 10°. (a) Gain and (b) 
Insertion phase versus frequency for different channels within the array. (c) Input reflection coefficient and output 
reflection coefficient of the phased array versus frequency at different channels within the array. (d) Normalized array 
factor at 24 GHz. 
 
 
(a)                                                                               (b) 
 
(c)                                                                               (d) 
Fig. 5.19. Simulated frequency response of the eight-element phased array at the scan angle of -10°. (a) Gain and (b) 
Insertion phase versus frequency for different channels within the array. (c) Input reflection coefficient and output 
reflection coefficient of the phased array versus frequency at different channels within the array. (d) Normalized array 




(a)                                                                               (b) 
 
(c)                                                                               (d) 
Fig. 5.20. Simulated frequency response of the eight-element phased array at the scan angle of 15°. (a) Gain and (b) 
Insertion phase versus frequency for different channels within the array. (c) Input reflection coefficient and output 
reflection coefficient of the phased array versus frequency at different channels within the array. (d) Normalized array 
factor at 24 GHz. 
 
 
(a)                                                                               (b) 
 
(c)                                                                               (d) 
Fig. 5.21. Simulated frequency response of the eight-element phased array at the scan angle of -15°. (a) Gain and (b) 
Insertion phase versus frequency for different channels within the array. (c) Input reflection coefficient and output 
reflection coefficient of the phased array versus frequency at different channels within the array. (d) Normalized array 








Fig. 5.22. (a) Simulated input reflection coefficient versus frequency for different switching states of (SW2in, SW1in). 
Green lines: (SW2in, SW1in) = (1, 1), blue lines: (SW2in, SW1in) = (1, 0), red lines: (SW2in, SW1in) = (0, 1), and black lines: 
(SW2in, SW1in) = (0, 0). (b) Simulated output reflection coefficient versus frequency for different switching states of 
(SW2, SW1). Green lines: (SW2, SW1) = (1, 1), blue lines: (SW2, SW1) = (1, 0), red lines: (SW2, SW1) = (0, 1), and black 
lines: (SW2, SW1) = (0, 0). 
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Die photo of the fabricated 130-nm CMOS eight-element phased array with a total die size of 
1.68 mm × 3.954 mm is shown in Fig. 5.24. To measure the chip performance, it is is mounted on 
a four-layer PCB comprising of a 10 mil Rogers RO3006 dielectric on top of a 4 mil prepreg 
connected to a 16 mil FR4 substrate. All RF and dc pads are wirebonded to PCB. The input and 
output GSG pads are wirebonded to 50 Ω grounded coplanar waveguide lines on the top layer of 
the PCB, and the 50 Ω lines are connected to amphenol high frequency SMA end launch 
connectors. The performance of the phased array, shown in Fig. 5.25, is characterized using an 
Agilent E8364C PNA network analyzer. The wirebonds connecting the input and outputs of the 
array to 50 Ω lines are modeled using ANSYS HFSS electromagnetic simulator, and their 
scattering parameters are accounted for in the design of the RF input and output matching networks 
(all the RF ports are matched to 50 Ohm).  
To measure the beam steering performance of the phased array, the control voltage of the phase 
shifters are initially set to the original values used in the circuit simulation. The S-parameters are 
measured between the input port and each of the output ports while the adjacent output ports are 
terminated with 50 Ω loads. Using the measured S-parameters, the array factor is calculated using 
 
Fig. 5.23. Simulated normalized array factor for the eight-element phased array at different scan angles at 24 GHz. 
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a MATLAB code. Fig. 5.26 shows the measured frequency response of the four channels within 
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Fig. 5.24. Die photo of the fabricated eight-element phased array (die size = 1.68 mm × 3.954 mm). 
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Fig. 5.25. Top view of the 8-element CMOS phased array chip bonded on a four-layer PCB. 
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scan angle of 0° in circuit simulations. It should be noted that to improve the input and output 
matching in measurements, the switching states of (SW2in, SW1in) and (SW2in, SW1in) are both set to 
(0,1), while in the simulations, they were both set to (1,0). 
According to Fig. 5.26, the center frequency of the channels 1 and 2, as well as the channels 3 
and 4 are offset by approximately 200 MHz, which is primarily due to the slight difference in the 
layout and wirebond connections of the channels. The phases of the channels 1 (or 4) and 2 (or 3) 
are also different by approximately 105° within the band 23-24 GHz, which is mainly due to the 
difference in the center frequency of the channels (in fact, the phase of each channel varies by 
approximately 95° within 200 MHz).  
To cancel the phase difference between the subarray’s channels at the scan angle of 0°, two 
pieces of transmission lines with electrical lengths of 116° and 98° at 24 GHz are added to channels 
2 and 3, respectively. As a result, the entire channels can be in phase at 24 GHz to provide the scan 
angle of 0°. The corrected insertion phase at different channels of the subarray and the resulting 
array factor at the scan angle of 0° are also shown in Fig. 5.26. After applying this correction, the 
control voltages are fine-tuned around the values set in the circuit simulations to steer the beam to 
other scan angles. The measured array factor for the eight-element phased array which is controlled 
by eight analog signals and sixteen switches are shown in Fig. 5.27. The presented phased array 
provides ± 90° of scan range at 24 GHz with smaller than -9 dB of sidelobe levels and less than 2 






(a)                                                                                 (b)  
     
        (c)                                                                                    (d)  
  
(e)                 (f) 
Fig. 5.26. Measured frequency response of each channel within a subarray when the phase shifters’ control voltages 
are set to the values corresponding to the scan angle of 0° in circuit simulations. (a) Gain for different channels of one 
subarray.  (b) Insertion phase for different channels of one subarray. (c) Input reflection coefficient and (d) output 
reflection coefficient at different channels of one subarray. (e) Insertion phase for different channels of one subarray 
after adding two pieces of transmission lines with electrical lengths of 116° and 98° at 24 GHz to channels 2 and 3, 




A new architecture for scalable phased arrays with reduced number of phase shifters has been 
presented. In this phased array architecture, a vector summation technique is used to integrate the 
phase shifting function into the array’s feed network in order to reduce the required number of 
phase shifters thereby, reducing the array’s complexity. As a proof of principle, a wide-scan eight-
element phased array employing four phase shifters has been designed and fabricated in 130-nm 
CMOS process at K-band. The phased array, controlled by eight analog signals and sixteen 
switches, provides ±90o of scan range with sidelobe levels smaller than -9 dB and a half power 
beamwidth close to the beamwidth of an eight-element uniform array. The chip occupies an area 




Fig. 5.27. Measured normalized array factor for the eight-element phased array at different scan angles at 24 GHz. 
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Chapter 6: Conclusion and Recommendations for Future Work 
 
6.1 Thesis Summary 
Phase shifters are one of the key components of phased arrays and are responsible to adjust the 
signal phase across the array elements. In general, phase shifters along with their control circuitry 
play a major role in determining the complexity and size of conventional phased arrays. In this 
thesis, to reduce phased arrays’ complexity and size without degrading their performance, two new 
architectures and design techniques for scalable phased arrays with significantly reduced number 
of phase shifters and control signals are presented. Two new integrated phase shifters with small 
size, simple control, and low power consumption are also presented for further reduction of phased 
arrays’ complexity and size.  
The phase shifters are presented in Chapters 2 and 3 followed by detailed analysis of the low-
complexity phased array architectures in Chapters 4 and 5.  
In Chapter 2, a new vector sum phase shifter operating based on the summation of rotating 
orthogonal vectors is presented. In this phase shifter, the phases of the orthogonal vectors 𝐼 and 𝑄 
are varied (while maintaining the relative phase between 𝐼 and 𝑄) in conjunction with their 
amplitude ratio, all by tuning only one control parameter, to vary the vector sum phase while 
limiting its magnitude variation. Since the equal phase variation (rotation) of 𝐼 and 𝑄 vectors 
control the phase of the vector sum signal while preserving its magnitude, this phase shifter allows 
for varying the vector sum phase with minimum magnitude variation over the phase tuning range. 
The circuit architecture and detailed analyses of the proposed phase shifter in addition to an 
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optimum design for maximizing the phase tuning range with a constant output amplitude have 
been presented. A fully differential CMOS phase shifter operating based on the summation of 
rotating 𝐼 and 𝑄 vectors is designed at K band and the simulated performance of the phase shifter 
is shown. In the phase shifter’s circuit topology, all the tasks of vector (𝐼 and 𝑄) generation, 
vectors’ amplitude and phase variation, and vector summation are performed in a single stage to 
save both power and area. To increase the phase tuning range, multiple switched varactors are 
employed in this phase shifter. Subsequently, it is connected to an active balun at the input and a 
buffer at the output that also provide input and output matching to allow for the phase shifter 
operation as a stand-alone IC. The circuit, fabricated in 130-nm CMOS process provides 300° of 
continuous phase tuning at K-band with a total power consumption of 18.5 mW, while occupying 
a chip area of 0.434 mm2 (excluding the pads). The phase shifter core consumes only 7.8 mW, and 
its corresponding area is 0.045 mm2. This phase shifter provides continuous phase tuning while 
consuming a relatively low dc power and occupying a small chip area, which makes it a potential 
candidate for integrated phased arrays in automotive radars and 5G mobile terminals. 
In Chapter 3, a CMOS vector modulator phase shifter operating at K and KA bands has been 
presented. The center frequency of operation can be tuned within 26−28 GHz while the phase 
shifter’s instantaneous 3-dB bandwidth is 3 GHz. In the circuit topology of this phase shifter, all 
the tasks of vector generation, gain control, and vector summation are performed in a single stage 
(which is called phase shifter core) to save chip area and power consumption. The phase shifter 
core provides 360° of continuous phase tuning and an adjustable amplitude for the output signal 
while occupying only 0.063 mm2 of chip area and consuming 7.8 mW of power.  
The phase shifter core is connected to active baluns that also serve as the matching networks 
at the input and output to form a single-ended input single-ended output stand-alone IC. The chip 
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has been designed and fabricated in 130-nm CMOS process. It consumes 27 mW of power over 
the entire phase tuning range an occupies 0.284 mm2 of area (excluding the pads). The phase shifter 
exhibits a negligible gain variation over the phase tuning range and a decent phase stability with 
respect to the input power level. Considering the phase and gain tunability, small size, bandwidth, 
and frequency tunable range of the phase shifter described in Chapter 3, it is a suitable candidate 
for integrated phased arrays in automotive radars as well as 5G applications. 
In Chapters 4 and 5, two new phased array architectures with significantly reduced number of 
phase shifters and control signals are presented. In these phased arrays, phase shifting function is 
integrated into the feed network of a subarray through vector summation in order to reduce the 
number of phase shifters. A number of subarrays can be connected to form a larger array providing 
a narrow beamwidth.  
In the phased array presented in Chapter 4, a new RF feed network incorporating vector 
summation is used to allow for the control of signal phase and amplitude along an 𝑁-element 
subarray by a single phase shifter and 𝑁 number of variable gain amplifiers. This phased array has 
a limited scan range since the signals across the array elements are all derived from a single phase 
shifter. Increasing the number of elements (𝑁) in one subarray employing a single phase shifter 
reduces the scan range. To maintain the scan range while increasing the number of array elements, 
multiple subarrays can be connected.  
A design technique based on particle swarm optimization algorithm has also been presented 
for maximizing the scan range of the 𝑁-element subarray employing a single phase shifter while 
limiting the sidelobe levels and half power beamwidth. As a proof of concept, an eight-element 
transmit phased array comprising of two four-element subarrays is designed and fabricated at the 
Ku-band. The fabricated phased array provides a large scan range and a small ratio of the number 
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of phase shifters to the number of array elements compared to other phased arrays with reduced 
number of phase shifters. This phased array is a potential candidate for long-range automotive 
radars requiring a limited scan range. 
In Chapter 5, a new wide-scan, integrated, scalable phased array with a reduced number of 
phase shifters and simple control is presented. In this phased array, where phase shifting function 
is integrated into the feed network of a scalable subarray through incorporating vector summation 
in the feed network, the total number of phase shifters and their corresponding control signals are 
reduced by a factor of two as compared to conventional phased arrays. 
An eight-element phased array including two four-element subarrays is designed using an 
optimization algorithm (based on particle swarm optimization) to provide ±90° of continuous scan 
range with better than -10 dB of sidelobe levels. Each subarray employs two phase shifters with 
adjustable output amplitude (the phase shifters are designed based on the phase shifter core 
presented in Chapter 3) and is designed to provide ±15° of continuous scan range, corresponding 
to an average inter-element phase difference of ±45°. A quadrature signal generation network 
along with quadrant selector switches are also utilized at each channel to allow for increasing the 
inter-element phase differences up to ±180° and providing a scan range of ±90°.  
The eight-element phased array is designed and fabricated in 130-nm CMOS process. The 
integrated phased array provides a wide scan range while consuming 690 mW of dc power and 
occupying 6.636 mm2 of chip area. This phased array is a promising candidate for applications in 
5G communications and automotive radars for ADAS and autonomous vehicles. 
In conclusion, this thesis has presented several approaches to design low-complexity scalable 
phased arrays with the goal of facilitating their widespread use in low-cost communication and 
radar applications.  
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6.2 Future Work 
This thesis has presented low-complexity phased array architectures that are applicable for the 
design of receive as well as transmit phased arrays. In this work, two phased array transmitters 
operating at Ku and K bands have been designed and fabricated. One can also design low-
complexity phased arrays operating in receive mode. Furthermore, considering that in the 
described architectures, a transmit phased array can be converted into a receive phased array by 
reversing the signal flow direction and interchanging the dividers and combiners, it is possible to 
design low-complexity phased array transceivers based on the proposed architectures. 
For the design of receive phased arrays, the noise performance of the arrays’ blocks including 
the phase shifters will be important. One can study the noise performance of the presented vector 
modulator phase shifters and design the phase shifters for an optimum noise performance. 
The phase shifters presented in this thesis can be employed in phased arrays operating at K and 
Ka bands to reduce the arrays’ complexity, size, and power consumption.  
The limited scan phased array presented in Chapter 4 is amenable for integration, and it can be 
designed and fabricated using available IC technologies. It should be noted that it is more 
convenient to design this phased array at mm-wave frequencies where the required constant phase 
shifts can be provided using compact passive elements. As a prospective application, the presented 
array architecture can be utilized to design a low-complexity E-band (77 GHz) integrated phased 
array for applications in long range automotive radars requiring limited scan range. One can also 
widen the scan range and operation bandwidth of the described phased array using constant delay 
and negative group delay circuits, respectively, and design an integrated wide-scan phased array 
operating at 77 GHz for short/long-range automotive radars. 
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In the K-band integrated phased array presented in Chapter 5, the total number of phase shifters 
and analog control signals is reduced by a factor of two as compared to conventional phased arrays 
which use one phase shifter per each radiating element. If the array is intended to operate as a 
limited-scan phased array, the quadrature generation network and quadrant selector switches can 
be removed from the circuit, and the power consumption, complexity, size, and cost of the phased 
array can be further reduced. This K-band phased array can serve as the basis for the design of a 
low-complexity, integrated, compact, 77 GHz, reconfigurable phased array transceiver for ADAS 
applications in the future. The 77 GHz phased array can be designed to be reconfigurable for wide-
scan and limited-scan operation (for short-range and long-range radar systems) in order to save 
power.  
The presented techniques for designing RF/mm-wave phased arrays with significantly reduced 
number of phase shifters can be leveraged to simplify electronically-controlled integrated optical 
phased array architectures. Utilizing phased array architectures with limited number of phase 
shifters can potentially simplify the architecture and control circuit of optical phased arrays, which 
will reduce the complexity and cost of optical phased array applications including LIDARs, 










APPENDIX A: Analyses of the Phase Shifter Operating Based on the Summation of 
Rotating Orthogonal Vectors 
 
This section presents the contributions of the phase and amplitude variation of 𝐼 and 𝑄 vectors 
on the tuning range of the vector sum phase for the phase shifter in Fig. 2.3. The phases of both 𝐼 
and 𝑄 vectors given by Eq. I.1 and Eq. I.2 are decreasing functions of 𝐶. Therefore, the phase 
variation range of 𝐼 and 𝑄 vectors corresponding to the variation of 𝐶 from 𝐶0 to 𝑘𝐶0 is calculated 
by Eq. I.3.  
∡𝑄 = − 𝑡𝑎𝑛−1 (
𝑅(𝐶 + 𝐶𝑃)𝜔 − 𝑅𝐶𝐶𝑃𝐿𝑃𝜔
3
1 − 𝐿𝑃𝜔(𝐶𝑃𝜔 + 4𝐶𝜔)
)                                                                  (I.1) 
∡𝐼 = − 90° −  𝑡𝑎𝑛−1 (
𝑅(𝐶 + 𝐶𝑃)𝜔 − 𝑅𝐶𝐶𝑃𝐿𝑃𝜔
3
1 − 𝐿𝑃𝜔(𝐶𝑃𝜔 + 4𝐶𝜔)
)                                                             (I.2) 
∆(∡𝐼) = ∆(∡𝑄) = − 𝑡𝑎𝑛−1 (
𝑅(𝐶0 + 𝐶𝑃)𝜔 − 𝑅𝐶0𝐶𝑃𝐿𝑃𝜔
3
1 − 𝐿𝑃𝜔(𝐶𝑃𝜔 + 4𝐶0𝜔)
) + 𝑡𝑎𝑛−1 (
𝑅(𝐾𝑐𝐶0 + 𝐶𝑃)𝜔 − 𝑅𝐾𝑐𝐶0𝐶𝑃𝐿𝑃𝜔
3
1 − 𝐿𝑃𝜔(𝐶𝑃𝜔 + 4𝐾𝑐𝐶0𝜔)
)      (I.3) 
By satisfying the design conditions in Eq. (2.6) and Eq. (2.9), Eq. (I.3) will be simplified as:  
∡𝑄 = − 𝑡𝑎𝑛−1 (
(𝐾𝑐 − 1)
2√𝐾𝑐




)                                                   (I.4) 
According to Eq. (I.4), for the circuit in Fig. 2.3 which is designed for maximum phase tuning 
range with a constant output amplitude,  half of the total phase tuning range is due to the rotation 
of 𝐼 and 𝑄 vectors while the other half is owing to the amplitude variation of 𝐼 and 𝑄. 
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APPENDIX B: MATLAB Codes for Particle Swarm Optimization 
Used in the Design of the Four-Element Subarray 
 
The following MATLAB codes utilize particle swarm optimization algorithm to perform task 
A in Section 4.4. 
PSO_4ant.m is the main code that implements PSO algorithm. The user should set the desired 
range in which the optimal solution will be searched for constant gains of 𝐴𝑖s (𝑖=1, 2, 3, and 4) 
and variable gain amplifiers in lines 8–16 and the maximum phase shift value (𝜑𝑚𝑎𝑥) in line 180.  
PSO_4ant.m calls the function “PSO_4ant_cost_function.m” which calculates the array factor 
and, in conjunction with the function pattern_feature.m, characterizes the pattern features 
including scan angle, side lobe levels, and half power beamwidth error. If the side lobe levels and 
half power beamwidth meet the criteria defined in lines 4 and 5, the function returns the scan angle. 
When optimization is complete, the code displays maximum achievable scan angle and the 







%maximizes cost function, cost function value is scan range in deg. 
filename='test.mat'; %for saving results 
  














Nrepeat=188; %number of repeats 
Nagent=888;  %number of agents 
C1=1.49; %particle velocity control 
C2=1.49; %particle velocity control 




SYMIN=[min(A1range), min(A2range), min(A3range), min(A4range), min(VGA1range), min(VGA2range), 
min(VGA3range), min(VGA4range)];   %lower bound 
SYMAX=[max(A1range), max(A2range), max(A3range), max(A4range), max(VGA1range), max(VGA2range), 
max(VGA3range), max(VGA4range)];   %upper bound 
dimension=length(SYMIN);     %dimension of solution region 
  




    position(:,m)=position(:,m).*(SYMAX(m)-SYMIN(m))+SYMIN(m); 
     
    velocity_max=(SYMAX(m)-SYMIN(m))*0.002; %0.1~0.2 
     
    velocity(:,m)=velocity(:,m).*velocity_max; 
end 
  
%flag indicating whether the agents are in the solution region or not 









    waitbar(repeat/Nrepeat) 
    for agent=1:Nagent 
        if(repeat==1) 
             
            %evaluating fitness 
            scan_angle_save=PSO_4ant_cost_function(position(agent,:),phi); 
            fitness=scan_angle_save; 
             
            %evaluating pbest and global gbest 
            pbest_fitness(agent,1)=fitness; 
            pbest(agent,:)=position(agent,:); 
            if(agent==Nagent) 
                [gbest_fitness,index]=max(pbest_fitness); 
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                gbest=position(index,:); 
                disp(['max scan angle = ', num2str(gbest_fitness), ' deg']) 
            end 
             
        else 
             
            if(BF(1,agent)==0)  %checking for invisible boundary 
                %current agent is in solution region 
                 
                %evaluating fitness 
                scan_angle_save=PSO_4ant_cost_function(position(agent,:),phi); 
                fitness=scan_angle_save; 
                 
                %updating gbest and pbest 
                if(fitness>gbest_fitness) 
                    gbest_fitness=fitness; 
                    gbest=position(agent,:); 
                    disp(['max scan angle = ', num2str(gbest_fitness), ' deg']) 
                end 
                if(fitness>pbest_fitness(agent)) 
                    pbest_fitness(agent)=fitness; 
                    pbest(agent,:)=position(agent,:); 
                end 
            else 
            end 
             
            %update velocity 
            velocity(agent,:)=W(repeat)* velocity(agent,:) + ... 
                C1*rand*(pbest(agent,:)-position(agent,:)) + ... 
                C2*rand*(gbest-position(agent,:)); 
            %in each dimension, if abs(velocity) is greater than velocity_max, it 
            %must be set to velocity_max. 
            for m=1:length(velocity_max) 
                if(abs(velocity(agent,m))>abs(velocity_max(m))) 
                    velocity(agent,m)=sign(velocity(agent,m))*velocity_max(m); 
                end 
            end 
             
            %update position 
            position(agent,:)=position(agent,:)+velocity(agent,:)*dt; 
             
            %checking new position whether is in solution region or not. 
            if(sum(position(agent,:)>SYMAX) || sum(position(agent,:)<SYMIN)) 
                BF(1,agent)=1; 
            else 
                %this part is necessary for the case when an agnet comes 
                %back to the solution region 
                BF(1,agent)=0; 
            end 
             
        end 








disp(['A1, A2, A3, A4 = ',num2str([gbest(1), gbest(2), gbest(3), gbest(4)])]) 
disp(['VGA1, VGA2, VGA3, VGA4 = ',num2str([gbest(5), gbest(6), gbest(7), gbest(8)]), 'dB']) 







e1=      (1/2)*(10^(0.05*gbest(5)))*(gbest(1)*Sin2+b1); 
e2=      (1/2)*(10^(0.05*gbest(6)))*(gbest(2)*e1  +b2); 
e3=      (1/2)*(10^(0.05*gbest(7)))*(gbest(3)*e2  +b3); 
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ylabel('Normalized Array Factor (dB)') 






%phi_d is in deg, scan_angle_save is in deg 
  
SLL_max=-11; %dB 






















e1=      (1/2)*VGA1*(A1*Sin2+b1); 
e2=      (1/2)*VGA2*(A2*e1  +b2); 
e3=      (1/2)*VGA3*(A3*e2  +b3); 






















if(HPBWerror<=HPBW_error_max & SLL<SLL_max) 











%outputs are indices 





%first null right 
for n=(main_lobe+1):1:length(AF) 
    if(absAF(n)>absAF(n-1)) 
        break; 




%first null left 
for n=(main_lobe-1):-1:1 
    if(absAF(n)>absAF(n+1)) 
        break; 




%first side lobe right 
for n=(first_null_right+1):1:length(AF) 
    if(absAF(n)<absAF(n-1)) 
        break; 




%first side lobe left 
for n=(first_null_left-1):-1:1 
    if(absAF(n)<absAF(n+1)) 
        break; 




%first 3dB right 
for n=(main_lobe+1):1:length(AF) 
    if((20*log10(absAF(n)))<(20*log10(absAF(main_lobe))-3)) 
        break; 




%first 3dB right 
for n=(main_lobe-1):-1:1 
    if((20*log10(absAF(n)))<(20*log10(absAF(main_lobe))-3)) 
        break; 





The following MATLAB codes utilize particle swarm optimization algorithm to perform task 
B in Section 4.4. 
PSO_4ant_phi_VGA.m is the main code implementing PSO. The optimum values for constant 
gains 𝐴𝑖s (𝑖=1, 2, 3, and 4), found in task A, should be entered in lines 17‒20, and the maximum 
scan angle and its corresponding phase shift value should also be entered in lines 27 and 28. 
PSO_4ant_phi_VGA.m calls the cost function “PSO_4ant_cost_function_phi_VGA.m” which 
calculates the array factor and its features according to the given phase shift and gain values.  
PSO_4ant_cost_function_phi_VGA.m returns the scan angle if the specified criteria for the side 
lobe levels and half power beamwidth are satisfied.  
When optimization is complete, the gains of the variable gain amplifiers and the phase shift 










Nrepeat=158; %number of repeats 
Nagent=585;  %number of agents 
C1=1.49; %particle velocity control 
C2=1.49; %particle velocity control 
W=linspace(0.6,0.2,Nrepeat);    %linearly decrease from 0.9 to 0.4 during repeats 
dt=1; %displacement/velocity 
  
filename='test.mat'; %for saving results 
  

















phi_desired=(scan_angles/max_scan_angle)*phi_at_max_scan_angle; %linear relation between scan 
angle and phi 







gain_dev=1; %dB, max deviation from current VGA gain value 
max_VGA_gain=30; %max gain for VGAs in dB 




    disp(['current scan angle = ',num2str(scan_angles(sc))]) 
    iter=1; 
    gbest_fitness=10000; 
     
    while(gbest_fitness>0.5 & iter<=3) %checking convergence 
         
        min_VGA1=(VGA1_all(end)-gain_dev)*((VGA1_all(end)-gain_dev)>min_VGA_gain)... 
            +min_VGA_gain*((VGA1_all(end)-gain_dev)<min_VGA_gain); 
        min_VGA2=(VGA2_all(end)-gain_dev)*((VGA2_all(end)-gain_dev)>min_VGA_gain)... 
            +min_VGA_gain*((VGA2_all(end)-gain_dev)<min_VGA_gain); 
        min_VGA3=(VGA3_all(end)-gain_dev)*((VGA3_all(end)-gain_dev)>min_VGA_gain)... 
            +min_VGA_gain*((VGA3_all(end)-gain_dev)<min_VGA_gain); 
        min_VGA4=(VGA4_all(end)-gain_dev)*((VGA4_all(end)-gain_dev)>min_VGA_gain)... 
            +min_VGA_gain*((VGA4_all(end)-gain_dev)<min_VGA_gain); 
         
        max_VGA1=(VGA1_all(end)+gain_dev)*((VGA1_all(end)+gain_dev)<max_VGA_gain)... 
            +max_VGA_gain*((VGA1_all(end)+gain_dev)>max_VGA_gain); 
        max_VGA2=(VGA2_all(end)+gain_dev)*((VGA2_all(end)+gain_dev)<max_VGA_gain)... 
            +max_VGA_gain*((VGA2_all(end)+gain_dev)>max_VGA_gain); 
        max_VGA3=(VGA3_all(end)+gain_dev)*((VGA3_all(end)+gain_dev)<max_VGA_gain)... 
            +max_VGA_gain*((VGA3_all(end)+gain_dev)>max_VGA_gain); 
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        max_VGA4=(VGA4_all(end)+gain_dev)*((VGA4_all(end)+gain_dev)<max_VGA_gain)... 
            +max_VGA_gain*((VGA4_all(end)+gain_dev)>max_VGA_gain); 
         
        SYMIN=[min_VGA1, min_VGA2, min_VGA3, min_VGA4, phi_desired(sc)-phi_dev];   %lower bound 
        SYMAX=[max_VGA1, max_VGA2, max_VGA3, max_VGA4, phi_desired(sc)];   %upper bound 
        dimension=length(SYMIN);     %dimension of solution region 
         
        %Generating initial random position and velocity withing the range (position=SY) 
        position=rand(Nagent,dimension); 
        velocity=rand(Nagent,dimension); 
        for m=1:dimension 
            position(:,m)=position(:,m).*(SYMAX(m)-SYMIN(m))+SYMIN(m); 
            velocity_max=(SYMAX(m)-SYMIN(m))*0.001; %0.1~0.2 
            velocity(:,m)=velocity(:,m).*velocity_max; 
        end 
         
        %flag for agnets whether are in solution region or not 
        %Boundary Flag: 0:in 1:out (boundary condition should be used) 
        BF=zeros(1,Nagent); 
        %-------------------------------------------------------------------------- 
         
        %optimization begins 
        waitbar_handle = waitbar(0,'Progress ...'); 
        pbest_fitness=zeros(Nagent,1); 
        pbest=zeros(size(position)); 
         
        stop_opt=0; 
        for repeat=1:Nrepeat 
            waitbar(repeat/Nrepeat) 
            for agent=1:Nagent 
                if(repeat==1) 
                     
                    %evaluate fitness 
                    % For example: fitness=f(position(agent,:)); where f is cost function 
                    scan_angle_save=PSO_4ant_cost_function_phi_VGA([A1, A2, A3, A4, 
position(agent,:)]); 
                    fitness=abs(scan_angle_save-scan_angles(sc)); 
                     
                    %evaluate pbest for each agnet and global gbest and corresponding fitness 
values 
                    pbest_fitness(agent,1)=fitness; 
                    pbest(agent,:)=position(agent,:); 
                    if(agent==Nagent) 
                        [gbest_fitness,index]=min(pbest_fitness); 
                        gbest=position(index,:); 
                        disp(['max scan angle error = ', num2str(gbest_fitness), ' deg']) 
                    end 
                     
                else 
                     
                    if(BF(1,agent)==0)  %checking for invisible boundary 
                        %current agent is in solution region 
                         
                        %evaluate fitness 
                        % For example: fitness=f(position(agent,:)); where f is cost function 
                        scan_angle_save=PSO_4ant_cost_function_phi_VGA([A1, A2, A3, A4, 
position(agent,:)]); 
                        fitness=abs(scan_angle_save-scan_angles(sc)); 
                         
                        %update gbest and pbest 
                        if(fitness<gbest_fitness) 
                            gbest_fitness=fitness; 
                            gbest=position(agent,:); 
                            disp(['max scan angle error = ', num2str(gbest_fitness), ' deg']) 
                             
                            if(gbest_fitness<1e-10) 
                                stop_opt=1; 
                                break; 
                            end 
                        end 
                        if(fitness<pbest_fitness(agent)) 
 132 
                            pbest_fitness(agent)=fitness; 
                            pbest(agent,:)=position(agent,:); 
                        end 
                    else 
                        if(gbest_fitness<1e-10) 
                            stop_opt=1; 
                            break; 
                        end 
                        % % % %             disp('Out of Boundary') 
                    end 
                     
                    %update velocity 
                    velocity(agent,:)=W(repeat)* velocity(agent,:) + ... 
                        C1*rand*(pbest(agent,:)-position(agent,:)) + ... 
                        C2*rand*(gbest-position(agent,:)); 
                    %in each dimension, if abs(velocity) is greater than velocity_max, it 
                    %must be set to velocity_max. 
                    for m=1:length(velocity_max) 
                        if(abs(velocity(agent,m))>abs(velocity_max(m))) 
                            velocity(agent,m)=sign(velocity(agent,m))*velocity_max(m); 
                        end 
                    end 
                     
                    %update position 
                    position(agent,:)=position(agent,:)+velocity(agent,:)*dt; 
                     
                    %checking new position whether is in solution region or not. 
                    if(sum(position(agent,:)>SYMAX) || sum(position(agent,:)<SYMIN)) 
                        BF(1,agent)=1; 
                    else 
                        %this part is necessary for the case when an agnet comes 
                        %back to the solution region 
                        BF(1,agent)=0; 
                    end 
                     
                end 
            end 
        end 
        close(waitbar_handle) 
        iter=iter+1; 
    end 
     
    VGA1_all=[VGA1_all, gbest(1)]; 
    VGA2_all=[VGA2_all, gbest(2)]; 
    VGA3_all=[VGA3_all, gbest(3)]; 
    VGA4_all=[VGA4_all, gbest(4)]; 
    phi_all=[phi_all, gbest(5)]; 













    phi=phi_all(n)*pi/180; 
    VGA1=10^(0.05*VGA1_all(n)); 
    VGA2=10^(0.05*VGA2_all(n)); 
    VGA3=10^(0.05*VGA3_all(n)); 
    VGA4=10^(0.05*VGA4_all(n)); 
     
    %Antenna excitations------------------------------------------------------- 
    Sin2=1; 
    b1=Sin2*exp(j*phi); 
    b2=Sin2*exp(j*phi); 
    b3=Sin2*exp(j*phi); 
 133 
    b4=Sin2*exp(j*phi); 
    e1=      (1/2)*VGA1*(A1*Sin2+b1); 
    e2=      (1/2)*VGA2*(A2*e1  +b2); 
    e3=      (1/2)*VGA3*(A3*e2  +b3); 
    e4=(1/sqrt(2))*VGA4*(A4*e3  +b4); 
    %-------------------------------------------------------------------------- 
     
    
AF=e1*exp(j*0*pi*sin(theta))+e2*exp(j*1*pi*sin(theta))+e3*exp(j*2*pi*sin(theta))+e4*exp(j*3*pi*si
n(theta)); 
    [first_null_right,~,first_null_left,~,~,rigth3dB,left3dB]=pattern_feature(AF); 
    beamwidth3dB=abs(theta(rigth3dB)-theta(left3dB))*180/pi; 
    AFdB=20*log10(abs(AF)/max(abs(AF))); 
    SLL(n)=max([AFdB(first_null_right:1:end), AFdB(1:1:first_null_left)]); 
     
    [~, index]=max(abs(AF)); 
    scan_angle(n)=theta(index); 




    [~,~,~,~,~,rigth3dB,left3dB]=pattern_feature(AFideal_4antennas); 
    beamwidth3dBuniform=abs(theta(rigth3dB)-theta(left3dB))*180/pi; 
     






xlabel('Phase Shift (deg)') 
ylabel('Scan Angle (deg)') 
subplot(2,2,2) 
plot(phi_all,SLL,'k') 




xlabel('Phase Shift (deg)') 










%phi_d is in deg, scan_angle_save is in deg 
  
SLL_max=-11; %dB 
























e1=      (1/2)*VGA1*(A1*Sin2+b1); 
e2=      (1/2)*VGA2*(A2*e1  +b2); 
e3=      (1/2)*VGA3*(A3*e2  +b3); 





















if(HPBWerror<=HPBW_error_max & SLL<SLL_max) 
    scan_angle_save=scan_angle*180/pi; 
else 
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